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REAL-TIME SOFTWARE RECEIVER 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
The present application is a divisional application of U.S. 
patent application Ser. No. 101753,927, filed Jan. 8, 2004 
now U.S. Pat. No. 7,010,060. The present application claims 
priority to U.S. Provisional Application No. 601439,391 filed 
Jan. 10, 2003 entitled REAL-TIME SOFTWARE 
RECEIVER which is incorporated herein in its entirety by 
reference. 
STATEMENT OF GOVERNMENT INTEREST 
This invention was made with United States Government 
support from the Office of Naval Research (ONR) under 
contract number N00014-02-J-1822 and from the National 
Aeronautics and Space Administration (NASA) under con- 
tract numbers NCC5-563, NAG5-11819, and NAG5-12089. 
The United States Government has certain rights in the 
invention. 
BACKGROUND OF THE INVENTION 
This invention relates generally to software radio receiv- 
ers, and more specifically to a software receiver for posi- 
tioning systems. 
A typical positioning system receiver, such as is used in 
the Global Positioning System (GPS), includes an antenna, 
a radio frequency (RF) section, a correlator, a signal tracking 
and demodulation component, and a component to compute 
the navigation solution. The antenna, which is possibly 
followed by a pre-amplifier, receives L-band GPS signals. 
The RF section filters and down converts the GHz GPS 
signal to an intermediate frequency in the MHz range. The 
RF section also digitizes the signal. The correlator separates 
the down-converted signal into different channels (ten or 
more in modern receivers) allocated to each satellite. For 
each satellite, the correlator mixes the Doppler-shifted inter- 
mediate frequency signal to baseband by correlating it with 
a local copy of the carrier replica signal and it distinguishes 
the particular satellite by correlating the signal with a 
pseudo-random number (PRN) code. Software routines 
cause the carrier replica and PRN replica signals to track the 
actual received signal, extract the navigation message, and 
compute the navigation solution. 
Baseband mixing is a multiplication of an input signal by 
a complex exponential where the frequency of the complex 
exponential approximately matches that of the input signal. 
The resultant signal is centered at baseband. A complex 
signal can be broken down into cosine and sine signal 
components, resulting in separate in-phase and quadrature 
components. The frequency of the baseband mixed signal 
must be controllable to within a few millihertz in the case of 
a phase-locked loop for use in a precision navigation system, 
and the baseband mixed signal must have a continuously 
varying phase. In a hardware correlator, local oscillators 
generate cosine and sine signal components that have pre- 
cise frequency control and a continuous phase. Generating 
cosine and sine signal components on the fly with the correct 
frequency and phase is too time consuming to be feasible for 
a software correlator. Instead, the software correlator gen- 
erates cosine and sine signal components on a grid of 
frequencies off-line. These signal components must be 
stored on a time grid of points sampled at the RF front-end 
sampling frequency, for example, at 5.714 MHz for one 
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2 
particular RF front-end hardware configuration, and the 
signals must last for a typical accumulation period, e.g., for 
a 0.001 second coarseiacquisition (CIA) PRN code period 
when working with GPS L1 civilian signals. It takes tens of 
gigabytes of memory or more in order to brute-force store all 
frequencies on a one mHz grid ranging from -10 KHz to 
+10 KHz, which is the needed frequency range when 
tracking GPS satellites from a terrestrial receiver, and addi- 
tional storage is required to store a grid of possible starting 
phases at each frequency point. 
PRN code mixing is a multiplication of a baseband mixed 
signal by a prompt +l1-1 PRN code or by a +2101-2 
early-minus-late PRN code, where the code timing and 
frequency approximately match that of the input signal. The 
resultant signal is a constant in the case of prompt PRN code 
mixing, and an approximately linear function of the code 
timing error in the case of early-minus-late mixing. A 
receiver accumulates both of these correlation outputs. The 
magnitude of the prompt accumulation indicates signal 
strength and whether a signal has been detected, and its 
in-phase (real) and quadrature (imaginary) components are 
used to measure carrier phase and Doppler shift. The mag- 
nitude of the early-minus-late accumulation measures the 
code timing error; it will be zero when the timing error is 
zero. 
The code phase of the baseband mixing signal must be 
controllable to within a percent or less of a PRN code chip 
for use in a precision navigation system. In a hardware 
correlator, local oscillators generate the prompt and early- 
minus-late PRN code replicas. A software correlator can 
either compute and store PRN code replicas, or compute 
them in real-time. 
The current Global Positioning System is slated to realize 
expanded capabilities that include new civilian codes on the 
L2 frequency, a new L5 frequency, and new codes (M-code, 
CL and CM codes) on the L2 frequency. Some of these 
upgrades are slated to start within one to three years. A 
hardware correlator requires hardware modifications in 
order to use these new signals. In the near term, a receiver 
designer will be faced with a complex trade-off in order to 
decide whether the extra complexity is worth the improved 
performance that will accrue only very slowly as new GPS 
satellites replace older models. One way to avoid the com- 
plex trade-off is to use a software receiver that can receive 
and process new signals without the need for a new corr- 
elator chip set. 
A software receiver is flexible because its software com- 
ponents can be easily modified. One application of a soft- 
ware receiver is to merge together numerous devices that use 
wireless digital communication protocols to form a single 
device. For example, a cell phone, GPS receiver, and Per- 
sonal Data Assistant (PDA) could become a single device 
that plays the role of all three. Another use of a software 
receiver is to shorten development and to-market times for 
new wireless devices. For example, as new frequencies and 
codes are added to GPS, a software receiver having a 
software correlator simply needs to be reprogrammed, while 
a hardware approach would require a brand new correlator 
chip design. New PRN codes can be used simply by making 
software changes. Thus, software receiver technology less- 
ens the risks involved for designers during the period of 
transition to the new signals. Furthermore, a software 
receiver could be reprogrammed to use the Galileo system 
(European GPS) or GLONASS (Russian GPS). 
In the recent past, GPS software receivers have been 
developed that either post-process stored signals or operate 
in real-time. Previous real-time software receivers function 
US 7,305,021 B2 
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with a limited number of channels (4-6) or require high-end a given word of computer data. For example, for 32-bit 
computer speeds or digital signal processor (DSP) chips words, the software correlator can process up to 32 samples 
such as are disclosed in Real-Time GPS Software Radio at a time. Bit-wise parallelism can optimally operate when 
Receiver, Akos et al., ION NTM 2001, 22-24 Jan. 2001, each signal in question can be represented by only a few bits, 
Long Beach, Calif., pp. 809-816 (Akos 2001a), and Global 5 which is normally the case in RF digital signal processing of 
Positioning System Software Receiver (gpsrx) Implementa- navigation signals. 
tion in Low Cost/Power Programmable Processors, Akos et The bit-wise parallel operations of the present invention 
al., ION GPS 2001, 11-14 Sep. 2001, Salt Lake City, Utah, can save computation time in comparison to integer math- 
pp. 285 1-2858, both incorporated herein in their entireties ematical correlation operations. If, for example, four accu- 
by reference. i o  mulations are required per sample, integer mathematics 
Therefore, it is an object of the present invention to create requires six multiplications and four additions per sample 
a software receiver that operates in real-time and is not (except for the last sample). At a sampling rate of, for 
restricted to a severely limited number of channels or to a example, 5.714 MHz this translates into 57,140 integer 
very fast processor. operations per PRN code period. In the illustrative embodi- 
Another object of the present invention is to minimize the 15 ment, 33,500 bit-wise parallel operations are necessary per 
number of sine and cosine signal components that must be PRN code period when the RF signal has a 2-bit represen- 
stored. tation. This operation count is further reduced to approxi- 
A further object of the present invention is to process mately 16,750 bit-wise parallel operations per PRN code 
incoming signals through bit-wise parallelism. period when the RF signal has a 1-bit representation. Thus, 
A still further object of the present invention is to process 20 there can be a savings of almost a factor of two to almost a 
over-sampled signals by use of bit-wise parallelism. factor of four in the operation count. 
A still further object of the present invention is to use very The system and method of the present invention also 
long over-sampled PRN codes efficiently in a bit-wise include a table of pre-computed baseband mixing sine 
parallel software receiver. waves, algorithms that can produce correlation accumula- 
25 tion outputs that are equivalent to what would be produced 
by a continuously variable sine wave, and a method of use 
of the table and algorithms. Thus, in the present invention, 
The objects set forth above as well as further and other a relatively small set of sine wave values need to be 
objects are addressed by the present invention. The solutions pre-computed and saved, which can conserve computer 
and advantages of the present invention are achieved by the 30 memory and processing time. 
illustrative embodiment described herein below. The present invention also includes a system and method 
The software receiver system and method of the present for tracking the phase of PRN code replicas in software in 
invention enable the efficient execution of a set of algo- order to track the timing of any given “chip” of the PRN 
rithms, that perform software correlation on data sampled code replica as measured with respect to a pre-specified set 
from incoming channels, on a general purpose processor. 35 of sample times at which the basic raw data comes out of the 
The system and method of the present invention provide for RF front end (a chip is an element of a PRN code). The PRN 
either PRN code storage or computation of PRN codes in code phase is kept track of via a variable for each channel, 
real-time. PRN code storage is appropriate for PRN codes that indicates the PRN code start time with respect to the RF 
that have short periods, such as the GPS coarseiacquisition sample times. The system and method ofthe present inven- 
codes, which are 1023 chips long. In this case, the system 40 tion allow for the synchronization of the measurements of 
and method of the present invention pre-compute over- PRN code phase, carrier phase, and carrier frequency for 
sampled replicas of entire PRN code periods and store them each satellite relative to these sample times. 
for orderly and efficient retrieval, such as in a table. This The method for tracking the phase of each PRN code 
table can include a selection of code start times as measured replica and the phase of each carrier replica includes the 
relative to the sample times at which RF data are available 45 steps of latching all the CIA code phases, carrier phases, 
from the receiver front end. There is a separate table for each epoch counters, and carrier frequencies for each satellite at 
unique PRN code. a pre-specified time, and computing the pseudo range to 
The system and method of the present invention can also each satellite using the CIA code phase and epoch counters. 
generate over-sampled versions of the prompt and early- The method also includes the step of tracking and updating 
minus-late PRN codes in real-time through use of an over- 50 code and carrier phases by estimating code chipping rate and 
sampling function described herein. The values of the over- carrier Doppler shift inputs. The method further includes the 
sampling function can be located in a specially designed step of computing the code phase at the pre-specified time 
table that can be generic across PRN codes. The length of the for each satellite as a function of the updated code chipping 
specially designed table can be independent of the length of rate and the pre-specified time. The method further includes 
the PRN code whose replica is being used to process a given 55 the step of computing the carrier phase at the pre-specified 
received signal. The system and method of the present time as a function of the updated carrier phase, the Doppler 
invention include techniques for efficiently calculating indi- shift, and the pre-specified time. The timing of the PRN code 
ces into the specially designed table that enable rapid, phase (or chip location) is the most fundamental of GPS 
real-time table look-up. measurements for use in navigation data processing. The 
The system of the present invention includes a software 60 monitoring of these times in software allows complete 
correlator that can mix the received signal to baseband, control of the precision with which they can be measured, 
compute basebandiPRN correlations through bit-wise par- and it allows precise synchronization of these times with the 
allelism and look-up tables using either the tabulated or measurement times of data from other sensors, such as 
real-time-generated PRN codes, and compute accumulations inertial measurement units. This feature gives an enhanced 
through bit-wise parallelism and processor instructions or 65 ability to develop what are known as deeply coupled sys- 
look-up tables. Bit-wise parallelism allows the processing of tems that must fuse GPS data with data from other types of 
multiple data samples simultaneously as the multiple bits of sensor systems. 
SUMMARY OF THE INVENTION 
US 7,305,021 B2 
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The software correlator of the present invention can 
advantageously be easily adapted to accept signals at any 
frequency, new PRN codes, or even signals for different 
types of devices. Thus, the same processing hardware could 
use the software correlator to implement such devices as a 
GPS receiver, a cell phone, or both. To allow for new codes, 
new frequencies, and new types of functionality, small 
changes can be made in the software correlator, or different 
versions of the software correlator can be run on the same 
processor. Hardware-correlator-based receivers of the prior 
art can deal only with frequencies and PRN codes that are 
hard-wired into their designs. Also, the system and method 
of the present invention could be implemented within sys- 
tems such as GLONASS receivers, cell phones and cell base 
stations, pagers, wireless Ethernet (e.g. 802.11 x standards), 
BluetoothTM, Blackberry@ wireless internet devices, and 
satellite radioiphones (e.g. INMARSATB). In fact, the sys- 
tem and method of the present invention are applicable to 
any sort of telecommunication systenddevice that uses 
spread spectrum, code division multiple access (CDMA) 
PRN codes for the transmission of information, either wired 
or wireless. 
For a better understanding of the present invention, 
together with other and further objects thereof, reference is 
made to the accompanying drawings and detailed descrip- 
tion. The scope of the present invention is pointed out in the 
appended claims. 
DESCRIPTION OF THE SEVERAL VIEWS OF 
THE DRAWING 
FIG. 1 is a schematic block diagram of the hardware 
environment of a typical software receiver; 
FIGS. 2A and 2B are schematic diagrams of bit-wise 
mappings of signal and carrier replica sign and magnitude 
bits to computer data words; 
FIG. 2C is a graphic representation of a plot of bit-wise 
parallel radio frequency signal and PRN code replica storage 
and mixing; 
FIG. 2D is a graphic representation of a plot of sections 
of prompt, early, late, and early-minus-late PRN code sig- 
nals and 16-bit word representations of their over-sampled 
equivalents; 
FIGS. 3A and 3B are data flow diagrams illustrating the 
bit-wise parallelism process (replicated twice, once for the 
in-phase carrier replica and once for the quadrature carrier 
replica) of the present invention; 
FIG. 3C is a graphic representation of a plot of a prior art 
optimal 2-bit representation of a sine wave presented to 
enhance the reader’s understanding of the present invention; 
FIGS. 4A and 4B are flowcharts of the method for 
computing correlation accumulations through bit-wise par- 
allel computations of the present invention; 
FIG. 5 is a schematic diagram of a look-up table layout as 
a function of code time offset and chip bit pattern; 
FIG. 6 is a graphic representation of a plot illustrating the 
timing relationship between data sample words and the 
sequence of prompt code chips that defines an accumulation 
interval; 
FIG. 7 is a flowchart of the method for computing bit-wise 
parallel representations of the over-sampled prompt PRN 
code replica and the over-sampled early-minus-late PRN 
code replica for an entire accumulation interval using the 
real-time over-sampled PRN code generation algorithm. 
FIG. 8 is a graphic representation of a plot that illustrates 
the location in time at which the code phase of each signal 
is computed; and 
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FIGS. 9A and 9B are graphic representations of plots of 
correlations of the true sampled code with prompt (FIG. 9A) 
and early-minus-late (FIG. 9B) versions of the true and table 
look-up codes, the latter being generated by the new real- 
5 time over-sampled PRN code generator. 
DETAILED DESCRIPTION OF THE 
INVENTION 
10 The present invention is now described more fully here- 
inafter with reference to the accompanying drawings, in 
which the illustrative embodiment of the present invention is 
shown. The following configuration description is presented 
for illustrative purposes only. Any computer configuration 
15 satisfying the speed and interface requirements herein 
described may be suitable for implementing the system of 
the present invention. The equations herein are stated in 
general terms, but have parameters that are specific to the 
GPS L1 CIA signal for illustrative purposes only. For 
20 example, the 0.001 sec. accumulation interval seen in many 
of the equations is the nominal CIA code period. Also, the 
CIA PRN code of the illustrative embodiment can be 
replaced by the PRN code of any other CDMA signaling 
system. 
By way of introductory explanation, RF signal processing 
equations and terms are herein provided. The time-domain 
L1 CIA signal received from, for example, a satellite, is 
represented by: 
25 
30 
35 
where t, is the sample time, A, is the amplitude, DJk is the 
navigation data bit, C,[t] is the CIA code, T , ~  and T , ~ + ~  are the 
start times of the received kth and k+lSt CIA code periods, 
wIF is the intermediate frequency corresponding to the L1 
4o carrier frequency, 4, (t,) is the carrier phase perturbation due 
to accumulated delta range, n, is the receiver noise, and the 
subscript j refers to a particular GPS satellite. The summa- 
tion is over all visible GPS satellites. The negative sign in 
front of $(tJ comes from the high-side mixing that occurs in 
45 the RF front-end that has been used in the illustrative 
embodiment. The signal in equation (1) is the output of a 
typical RF front end. 
A GPS receiver works with correlations between the 
received signal and a replica of it. The correlations are used 
50 to acquire and track the signal. The replica is composed of 
two parts, the carrier replica and the CIA PRN code replica. 
Two carrier replica signals are used, an in-phase signal and 
a quadrature signal. When mixed with the received signal 
from the RF front end they form the in-phase and quadrature 
55 baseband mixed signals represented by: 
65 where equations (2) and (3)- apply during the kth CIA code 
period. In these equations -cJk and T , ~ + ~  are the receiver’s 
estimates of the start times of the kth and k+lSt code periods, 
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$,, is the estimated carrier phase at time ilk, and &Dopp,k is 
the estimated carrier Doppler shift during the kth code 
period. 
A typical receiver computes the estimates T, -c,,,, $,,, 
and o ~ ~ ~ ~ , ~  by various conventional means that are 
described in GPS Receivers, A. J. Van Dierendonck, Global 
Positioning System: Theory and Applications, B. W. Parkin- 
son and J. J. Spilker, Jr., Eds., vol. I, American Institute of 
Aeronautics and Astronautics, 1996, Chapter 8, pp. 329-406 
(Dierendonck), incorporated herein in its entirety by refer- 
ence. These include open-loop acquisition methods and 
closed-loop signal tracking methods such as a delay-locked 
loop to compute T, and -c,,+ and a phase-locked loop or a 
frequency-locked loop to compute $,, and oDPpJk The soft- 
ware receiver developed herein uses conventional tech- 
niques for forming these estimates. 
Both prompt and early-minus-late correlations are needed 
to track the carrier frequency, carrier phase, and code phase 
in a GPS receiver. A typical receiver uses the PRN code and 
carrier replicas to compute the following in-phase and 
quadrature correlation accumulations: 
” ”  
(4) 
where i, is ,the index of the first RF front-end sample time 
that obeysA-c,,5tZkAand N,+1 is the total number of samples 
that obey -c,,5tz<-c,,,. The time offset A causes the replica 
PRN code to play back early if it is positive and late if A is 
negative. The prompt correlations are defined by equations 
(4) and (5) with A=O. The early-minus-late correlations are 
1,k(A~,z/2)-1,k(-A~,z/2) and Q,k(A~,z/2)-Q,k(-A~,z/2) where 
Aemz is the spacing between the early and late PRN carrier 
replicas. The present invention described herein is an effi- 
cient technique for the receiver to accumulate $, and Q, in 
software. 
Referring now to FIG. 1, the operational platform of the 
software receiver 10 of the present invention includes an 
antenna 11, conventional RF front-end 13, a data acquisition 
(DAQ) system 17, a microprocessor 16, a software correla- 
tor 19, and application-specific code 15. Conventional RF 
front-end 13 interfaces with antenna 11 and with (DAQ) 
system 17. DAQ system 17 includes a system of shift 
registers and a data buffer. Microprocessor 16 executes 
software correlator 19, which includes a set of specially 
developed bit-wise parallel algorithms, and application- 
specific code 15, such as the GPS navigation and tracking 
functions. In the illustrative embodiment, conventional GPS 
software functions (signal tracking, data extraction, naviga- 
tion solution, etc.) are provided by the MITELB GPSAr- 
chitect software ported to RTLINUXB (see A Coming of 
Age for  GPS: A RTLINUX BASED GPS RECEIVER, 
Ledvina et al., Proceedings of the Workhop on Real Time 
Operating Systems and Applications and Second Real Time 
5 
10 
15 
20 
25 
30 
35 
40 
45 
50 
55  
60 
6 5  
8 
Linux Workhop (in conjunction with IEEE RTSS 2000) Nov. 
27-28, 2000), but can be provided by any equivalent con- 
figuration. 
Continuing to refer to FIG. 1, conventional RF front-end 
13 can, for example, be a MITELB GP2015 RF front-end, 
which down converts the nominal 1.57542 GHz GPS signal 
12 to an intermediate frequency of (88.54/63)x106 
Hz-1,4053968254 MHz and then performs analog-to-digital 
conversion. The resultant, digitized signal data 21 has a 
pre-determined number of bitsisample, such as two binary 
bitsisample, a sign bit and a magnitude bit, or one bit/ 
sample. The shift registers in the DAQ system 17 parallelize 
the magnitude and sign data bit streams into separate words, 
which the DAQ system 17 reads into the memory of 
microprocessor 16 using DMA. To make the process of 
reading data into the microprocessor 16 more efficient and to 
prepare for efficient correlation calculations, DAQ system 
17 can read a pre-specified number of bits of buffered 
samples, such as thirty-two bits, at a time. The exemplary 
thirty-two bits include sixteen sign bits and sixteen magni- 
tude bits. 
Referring now to FIGS. 1 and 2A, the shift registers in 
DAQ system 17 (FIG. 1) buffer signal data 21 (FIGS. 1 and 
2A) and pack signal sign 21A (FIG. 2A) and signal magni- 
tude 21B (FIG. 2A) into separate words, that represent the 
integer values 21 and 23 as is shown in Table 1. In the case 
of a 1-bit signal, the bit stream representing the samples is 
packed into successive words to prepare the signal for 
bit-wise parallel processing. DAQ system 17 also provides 
for accurate timing by, for example, synchronizing signal 
sign 21A and signal magnitude 21B to a (4O/7)x1O6 
Hz-5.714 MHz clock signal, which can be, for example, a 
third output from conventional RF front-end 13 (FIG. 1). 
DAQ system 17 can convert the 5.71424 MHz clock signal 
down to 357.14 KHz by use of, for example, a divide-by-16 
counter for a 16-bit word, which can provide a signal 
indicating when the buffer is full. DAQ system 17 can use 
any method for providing a buffer full indication. 
TABLE 1 
The sign and magnitude combinations of the sample RF output of 
the conventional RF front-end and their corresponding values. 
Signal Sign 21A Signal Magnitude 21B RF Signal Value 
-1 
-3 
+1 
+3 
With further reference to FIG. 1, in the illustrative 
embodiment, the DAQ system 17 can consist of an interface 
card and driver software that can be compatible with, for 
example, a 1.73 GHz AMD ATHLONB processor running 
RTLINUXB, but could be compatible with any operating 
system and any processor that can accommodate real-time 
operations. The interface card can, for example, be a 
NATIONAL INSTRUMENTS@ PCI-DIO-32HS digital I/O 
card. Pertinent features of this card are the thirty-two digital 
input lines, DMA, and availability of a driver for 
RTLINUXB, perhaps gotten from the suite of open source 
drivers and application interface software for interface cards 
known as COMEDI (Control and MEasurement and Device 
Interface). Modifications to the conventional COMEDI 
driver for the PCI-DIO-32HS card include increasing the 
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number of input bits from sixteen to thirty-two, enabling 
DMA, and modifying the driver to support continuous 
interrupt-driven acquisition. 
With still further reference to FIG. 1, microprocessor 16 
can be, for example, a 1.73 GHz AMD ATHLOWM proces- 
sor running the RTLINUXB operating system, but any 
operating system and processor that can accommodate real- 
time operations can be used. Low latency interrupt respon- 
siveness, the ability to execute threads at regular intervals, 
with the kernel having a possibility of being the lowest 
priority thread, and reliable execution of time-critical code 
are among features of an operating system that could 
enhance the performance of the system of the present 
invention. The use of RTLINUXB is presented herein for 
illustrative purposes only. 
Continuing to refer to FIG. 1, analogous to a hardware 
correlator that takes input directly from the RF front end in 
serial fashion, software correlator 19 reads from a shared 
memory buffer that both software correlator 19 and DAQ 
system 17 can access, the former to read data, and the latter 
to write data. The shared memory buffer can be implemented 
as a DMA memory space and a circular buffer. In the 
illustrative embodiment in which the system and method of 
the present invention are used in a GPS (or similar) envi- 
ronment, microprocessor 16 can store the most recent 
twenty-one milliseconds of signal data 21 (FIGS. 1 and 2A) 
in the circular buffer, but could store more or less. The 
present invention does not fix the size of the circular buffer, 
nor the amount of RF data that can be stored there. The 
circular buffer allows the processing of code periods that 
start and stop at different times for different satellites during 
different iterations of a regularly scheduled program thread. 
DMA memory space can be written to directly by DAQ 
system 17 using a DAQ software driver, which fills the 
circular buffer. Communication between software correlator 
19 and application-specific code 15 can be performed using 
operating system-provided shared memory capability. For 
example, the mbuff driver, included with RTLINUXB, can 
be used to create and manage this shared memory space. 
Any memory management system that accommodates real- 
time processing can be used. If the mbuff driver is used, 
kernel modules can share memory and the kernel can be 
restricted from swapping the shared memory space to long- 
term storage. 
Continuing with the analogy to hardware correlation, and 
still referring primarily to FIG. 1, in hardware correlation, 
the correlator receives frequency and phase information 
from tracking and acquisition loops that are part of appli- 
cation code, and Numerically Controlled Oscillators (NCOs) 
generate signals that correspond to the written frequencies 
and phases. In contrast, software correlator 19 includes 
simulated carrier and code NCOs that receive their fre- 
quency commands from application-specific code 15. Soft- 
ware correlator 19 uses these frequency commands to recon- 
struct carrier replica signal 25 (FIG. 3A) and prompt PRN 
code 29 and early-minus-late PRN code 35 (FIG. 3A) which 
it mixes with the signal data 21 (FIG. 2A) resulting in fully 
mixed prompt integrand 31 and fully mixed early-minus-late 
integrand 33 (FIG. 3A). 
To further continue the analogy, a hardware correlator 
generates in real-time a particular CIA code replica at the 
correct Doppler shifted frequency and phase. In contrast, 
software correlator 19 can generate CIA codes off-line and 
store them in a memory table, the pre-computed over- 
sampled PRN code table 28 (FIG. 3A). The pre-computed 
over-sampled PRN code table 28 is used to select PRN codes 
with the correct timing relationship to the sample times of 
10 
signal data 21 (FIG. 3A). The codes are then used to form 
correlations with baseband mixed signals 23 (FIG. 3A), the 
result from which is summed to produce the standard 
in-phase and quadrature, summed prompt accumulation 45 
5 (FIG. 3B) and summed early-minus-late accumulation 47 
(FIG. 3B) that are equivalent to what would be produced by 
a continuously variable sine wave. These are provided to 
application-specific code 15, such as conventional GPS 
software that executes signal tracking and navigation func- 
i o  tions. In a second approach, software correlator 19 can 
generate the PRN carrier replicas on-line at the code chip- 
ping rate and can use tabulated functions to re-sample the 
code at the sample rate of the RF front-end for purposes of 
calculating accumulations. Real-time over-sampled PRN 
15 code generator 30A (FIG. 3A) is used in place of pre- 
computed over-sampled PRN code table 28 (FIG. 3A) in this 
latter approach. This latter method can be used with longer 
PRN codes, such as the new civilian GPS L2 CL codes. 
With still further reference to FIG. 1, since the received 
20 L1 raw signal 12 can have an uncertain carrier phase, 
software correlator 19 computes both in-phase (I) and 
quadrature (Q) accumulations, as defined in equations (4) 
and (5). Software correlator 19 begins the accumulation 
process by using carrier replica signal 25 (FIG. 3A), which 
25 it gets from pre-stored carrier replica table 30 (FIG. 3A). The 
carrier replicas in this table fall on a rough frequency grid, 
and they all start with a particular phase, for example a phase 
of zero. The baseband mixing process involves selecting a 
carrier replica signal 25 (FIG. 3A) from carrier replica table 
30 30 (FIG. 3A) that is at the frequency that is as close to 
“ideal” as possible. In the case of a 175 Hz grid spacing, the 
baseband mixing process selects a signal that is maximally 
within 287.5 Hz of the ideal signal. The rough frequency 
grid can have a spacing of, for example, 175 Hz but could 
35 be larger or smaller depending on (a) the frequency range 
needed to cover, for example, 210 Khz, (b) the amount of 
space available for storing pre-computed signals, and (c) 
other design decisions. The pre-computed signals in carrier 
replica table 30 (FIG. 3A) each may occupy 180 32-bit 
40 words in order to be guaranteed to cover the full 5,714 RF 
front-end samples that occur in one PRN code period for any 
possible code period start time within the thirty-two samples 
of the initial word. Thus, 180*4=720 bytes could be required 
for each bit of each pre-computed carrier replica signal 25 
45 that is stored in the table. The sine and cosine waves of 
carrier replica signals 25 (FIG. 3A) each have 2-bit repre- 
sentations, which translates into a storage requirement of 
2880 bytes for the carrier replica signals 25 at a given 
Doppler shift. There are 115 Doppler shifts that may be 
50 stored in order to cover the -10 KHz to +10 KHz range with 
a 175 Hz grid spacing. This translates into 323 Kbytes of 
storage for all of the carrier replica signals 25. This approach 
avoids the need to pre-compute sine waves with a prohibi- 
tively large number of possible frequencies and phase offsets 
55 and it avoids the need to compute sine waves in real-time. 
Instead, the errors created by using pre-defined sine wave 
replicas are compensated for by post-processing calcula- 
tions, as described below. 
In any case, and continuing to refer to FIG. 1, the resulting 
6o accumulations are 
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A decrease in the carrier to noise ratio CIN,, which 
characterizes the receiver's sensitivity, is caused by the use 
of an inexact baseband mixing frequency. The worst-case 
decrease is expressed as a function of the frequency grid 
5 spacing Af and is given by 
-continued 
(7) Qgik (A) = 
'k tNk 
t + A - ? j k  -c Y( ' i ) ( ; [u  001[ &&]sd(WlF-Wgik)(t! - f O g i k ) l  
l=lk 
(12) 
where wmk is the g@d frequency that is closest to the 10 
estimated frequency wqoppJk and where tomk is the time at 
which this carrier replica signal 25 (FIG. 3A) has zero 
lations in order to create accurate approximations of what Thus, a Af Of 175 HZ a worst-case cmo loss Of O.ll 
would have been computed had the estimated carrier phase 15 dB for T=O.OO1 set. 
time history in equations (4) and (5) been used: Referring now to FIGS. 2A, 2B, and 3A, PRN codes 
(composed of prompt PRN codes 29 (FIG. 3A) and early- 
I,k(A)=l,k(A)COS(A~,",k)+Q,k(A)Sln(A~~",k) 
minus-late PRN codes 35 (FIG. 3A)) are either pre-com- 
QJk(A)=-l,k(A)sm(Ab,3+e,,(A)c0s(A~~",k) (9) puted or generated in real-time. Pre-computing involves, for 
20 each satellite, computing an entire PRN code, storing the 
PRN code appropriately for easy retrieval, and referencing 
puted based on, for example, the incoming RF signal data 21 
(FIGS. 2A and 3A). Pre-computing can be most advanta- 
25 geously used when the PRN code is not very long. Gener- 
ating PRN codes in real-time can be a more appropriate 
solution when the PRN codes are very long (and thus would 
require an unacceptable amount of storage), or perhaps when 
3o too many PRN codes are required for the amount of storage 
available, or for any other reason, but real-time PRN code 
carrier phase, Software correlator 19 rotates these accumu- where is in units Of Hz, and is the integration period. 
(8) 
where '$avg/k  is the average phase difference between the 
over the accumulation interval: 
grid carrier phase and the estimated carrier phase averaged the PRN code, possibly by means of indices that are corn- 
'#oak = 
i j k  + i j k t l  1 ~ [ ~ j k + 1 2 - ~ j k  1 
W a k [  2- ' O a k  - $bJk - GDoppjk ~ + WlFrOgik 
Note that equations (9), and (lo) are an generation can entail an additional computational cost, Both 
pre-computing and real-time determination of PRN codes Of how software 'orrelator (19) can rotate its I and 
Q accumulations in order to correct for phase and frequency 
errors in its table of pre-computed carrier replica signals. 
There exist other formulas that yield equivalent results, and 35 
this patent disclosure covers all such techniques. 
ne validity of equations (8) and (9) is dependent on the 
assumption that 
are described herein with respect to a bit-wise 
implementation. 
Continuing to refer primarily to FIGS. 2A, 2B, and 3A, in 
order to perform bit-wise parallel operations, software cor- 
relator 19 (FIG. 1) stores pre-computed carrier replica sign 
25A (FIGS. 2B and 3A) and carrier replica magnitude 25B 
40 (FIGS. 2B and 3A) in data words. Simple representations of 
signal data 21 (FIGS. 2A and 3A) and carrier replica signal 
25 (FIGS. 2B and 3A) in terms of one, two, or more bits are 
suitable for using bit-wise parallelism to perform the calcu- 
lations described herein. Bit-wise parallel operations work 
a 175 H~ grid spacing and a nominal CIA PRN 45 with representations of the data that store successive 
samples in successive bits of a Word. For example, thirty- 
two samples (bits) ofthe RF front-end output are stored in 
two N=32-bitword% signal sign21A(FIGS. 2Aand3A) and 
signalmagnitude21B (FIGS. 2Aand3A), or simply a single 
in the arguments ofthe cosine and sine terms 50 32-bit word if signal data 21 consists of a single data bit. 
carrier replica sign 25A (FIGS. 2B and 3A) and carrier 
replica magnitude 25B (FIGS. 2B and 3A) are stored, for 
example in tables, in separate words, with each 32-bit word 
storing thirty-two sign or magnitude bits that tabulate to 
each product, one ofthe terms 55 thirty-two successive samples of the corresponding cosine or 
sine wave. Similarly, tables can store Prompt PRN code 29 
(FIG. 3A) and early-minus-late PRN Code 35 (FIG. 3A), 
which are composed of prompt PRN code sign 29A (FIG. 
3A), early-minus-late PRN code sign 35A (FIG. 3A), and 
60 early-minus-late PRN code zero mask 35B (FIG. 3A). The 
data words that comprise the bit-wise parallel representa- 
tions of these three signal types, the original RF signal data 
21 (FIGS. 2A and 3A), the carrier replica signal 25 (FIG. 2B 
and FIG. 3A), and the de-spreading prompt PRN code 29 
65 (FIG. 3A) and early-minus-late PRN code 35 (FIG. 3A), are 
the inputs to the calculations of software correlator 19 (FIG. 
( 1 1 )  
F~~ 
code period of 0.001 sec yields a value on the left-hand side 
of inequality (11) of 0.04, which respects the assumed limit. 
Note that equations (8) and (9) can be derived from 
equations (4) and (5) as follows. First, the carrier phase of 
the grid 
of equations (6) and (7) are added to and subtracted from the 
arguments of the cosine and sine terms in equations (4) and 
(5). Next, trigonometric identities are used to split the 
of products of 
cosine and sine functions, 
involves an argument like the arguments in the trigonometric 
terms in equations (6) and (7). The other trigonometr terms 
are then approximated by either COS(A$,,~~) or sin(A$,,k). 
These approximations are valid because of the inequality in 
equation (11) and because the average of 
cosine and sine terms into 
1 
over the accumulation interval is zero. 1). 
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Further continuing primarily to refer to FIGS. 2A, 2B, and 
3A, many intermediate calculated quantities and at least 
three types of intermediate signals are also stored in bit-wise 
parallel format. First there are the in-phase and quadrature 
baseband mixed signals 23 (FIG. 3A), whose 
sentations for the illustrative embodiment are stored as 
(FIG. 1) normally receives PRN code, and attempts to align 
it with the prompt replica version of the code, prompt PRN 
code 29 (FIG. 2D). It makes use of the signal’s correlation 
with prompt pRN code 29 (FIG. 2D) and with early-minus- 
repre- 5 late PRN code 35 (FIG. 2D) in order to determine a chipping 
rate fc that tends to align prompt PRN code 29 (FIG, 213) as 
baseband mixed si!@ 23A 
magnitude 23B 
nitude 23c 
3A), baseband mixed high 
3A), and baseband mixed low mag- 
desired. Conventional methods for determining fc are well- 
known in the art, Chips of early code 69B (FIG, 2D) start 
and stop 0,5At,,, seconds before the corresponding chips of 3A). The second bit-wise parallel 
prompt PRN code 29 (FIG. 2D), and the chips of late code type is the fully mixed integrand, of which there are four i o  
signals: in-phase and quadrature fully mixed prompt inte- 69C (FIG. 2D) start and stop 0.5Ate,, seconds after prompt grand 31 (FIG. 3A) and in-phase and quadrature fully mixed PRN code 29 (FIG. 2D). Early-minus-late PRN code 35 early-minus-late integrand 33 (FIG. 3A). The former are 
(FIG. 2D) is the difference between early code 69B (FIG. stored as 3-bit representations in the illustrative embodiment 
as fully mixed prompt integrand sign 31A (FIG. 3A), fully 15 2D) and late ‘Ode 69c Of 
fully mixed prompt integrand low magnitude 31C (FIG. Referring to FIGS. 1, 2A, 2C, and 2D software correlator 
3A). The latter are stored as 3.5-bit representations in the 19 (FIG. 1) receives, through conventional RF front end 13 
illustrative embodiment as fully mixed early-minus-late and DAQ system 17, signal data 21 (FIG. l ) ,  the raw data 
integrand sign 33A (FIG. 3A), fully mixed early-minus-late 20 12 (FIG. 1) source of which is sampled at the rate fs=l/Att, 
integrand high magnitude 33B (FIG. 3A), fully mixed Hz. In order to process the resulting RF signal data 21, 
early-minus-late integrand low magnitude 33c  (FIG. 3A), software correlator 19 (FIG. 1) needs prompt PRN code 29 
and fully mixed early-minus-late integrand zero mask 33D (FIG. 2D) and early-minus-late PRN code 35 (FIG. 2D) 
2D). 
mixed prompt integrand high magnitude 31B (FIG. 3A), and these four types Of rep1ica are depicted in 2D. 
3A). This representation is a 3.5-bit represen- replicas sampled at the Same times as raw signal 12 (FIG. 1). 
tation because the si!& high-magnitude, and low-magnitude 25 FIG, 2D depicts sixteen sample times as vertical &&-dotted 
bits are ignored if the corresponding zero mask bit has the 
value zero. The third bit-wise parallel signal type is a value 
word, of which there are two types: prompt integrand value 
words 27 (FIG. 3B) and early-minus-late integrand value 
construct value words, one word for each possible value that 
lines, Referring to FIG, 2D, prompt pRN code 29 (FIG, 2D) 
can be represented by its prompt pRN code sign 29A (FIG, 
2D) at the sample times. The bit value one represents +1, and 
(FIG. 2D), shown at the sixteen sample times-starting with 
words 37 (FIG, 3B). Each fully mixed integrand is used to 30 the bit zero represents -’. Prompt pRN ‘Ode sign 29A 
the integer integrand can take on, There are eight possible three Is, with ten Os, and finishing with another 
values for the integrands ofthe illustrative embodiment: -1, 
-2, -3, -6, 1, 2, 3, and 6 for the in-phase and quadrature 
three 1S-k a 16-bit word stored as the integer 215+214+ 
213+22+21+20=57351. Early-minus-late PRN code 35 (FIG. 
fully mixed prompt integrands 31 (FIG, 3 ~ )  and -2, -4, -6, 35 2D) requires a 1.5-bit representation. A zero mask bit is set 
-12, 2, 4, 6, and 12 for the in-phase and quadrature fully to zero if early-minus-late PRN code 35 takes on the value 
mixed early-minus-late integrands 33 (FIG. 3A). Each bit- zero, and it is set to one if early-minus-late PRN code 35 
wise parallel value word contains a one bit for each sample equals +2 or -2. Early-minus-late PRN code zero mask 35B 
time when the integrand value equals the value of the value (FIG. 2D) at sixteen sample times shown in FIG. 2D is 
word, but it contains a zero bit for all other sample times. 40 equivalent to 213+212+22=12292. A 2’s sign bit is set to one 
The storage of raw data and intermediate results in bit-wise if early-minus-late PRN code 35 (FIG. 2D) equals +2 at the 
parallel format allows the EXCLUSIVE OR operations that sample time, and it is set to zero ifthe code equals -2, The 
are involved in mixing to operate on thirty-two samples at a 2’s sign bit is irrelevant if the corresponding early-minus- 
time if microprocessor 16 (FIG. 1) has a bit-wise EXCLU- late PRN code zero mask 3 5 ~  (FIG, 213) bit equals zero, 
perform additional software correlation operations in paral- sample times contains values that indicate bits whose 
values are irrelevant because the corresponding early-mi- le1 on sets of two thirty-two samples. 
nus-late PRN code zero mask 35B (FIG. 2D) bits are zero. At this point, the problem of over-sampling is introduced. Referring now to FIGS. 2C and 2D, the problem of over- In an illustrative embodiment, all the X values become zero, sampling is illustrated with respect to bit-wise parallelism as 50 thus the equivalent integer for early-minus-late PRN code follows. There is normally more than one RF data sample 
per PRN code chip. The three successive -1 values 73 (FIG. 
code chip as do the four successive +1 values 75 (FIG. 2C) prompt PRN code 29 and early-minus-late PRN code 35 
at times t4 through t,. The difference in the number of 55 from pre-computed over-sampled PRN code table 28 is to 
samples for the two code chips arises because the PRN code generate prompt PRN code sign 29A, early-minus-late PRN 
chip period is not an integer multiple of the sample period. code sign 35A, and early-minus-late PRN code zero mask 
Analogously, referring to FIG. 2D, where sample interval 35B using real-time over-sampled PRN code generator 30A 
At3 63 is less than actual PRN code chip length Atc 65, (FIG. 3A). Shown in FIG. 3A are two circles and a loose 
over-sampling is indicated because the RF sampling fre- 60 arrow with a quarter circle pointer. These are the symbols for 
quency f,=l/At, is greater than the PRN code chipping a switch and indicate the ability of the system to choose 
frequency fc=l/Atc. PRN codes for CDMA signaling are possible alternate sources of PRN code. Using the real-time 
sequences of +1 and -1 values, the elements of which are over-sampled PRN code generator 30A includes a step of 
chips. Over the time intervals of interest, a carrier replica generating the PRN code chips in real-time by conventional 
progresses through its chips at a constant chipping rate of 65 means. For example, the GPS civilian L2 CL and CM codes 
fc=l/Atc chipsisecond. The time interval Atc is the actual are generated by a 27-bit feedback shift register (see The 
PRN code chip length 65 (FIG. 2D). Software correlator 19 New L2 Civilsignal, R. D. Fontana et al., Proceedings of the 
SIVE OR c ~ ~ a n d .  other bit-wise conlmands are used to 45 Early-minus-late PRN code sign 35A (FIG, 2D) for sixteen 
35A 2D) is 22=4. 
2c) at sample times t, to t, all occur during the Same pRN Continuing to refer to FIG. 3A, an alternative to taking the 
US 7,305,021 B2 
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ION GPS 2001, Sep. 11-14,2001, Salt Lake City, Utah, pp. 
617-631). The method further includes the steps of choosing 
chip values from the PRN code, where the chip values 
correspond to a data interval that contains the samples of a 
data word and where the chips have a known timing relative 
to the data interval, transforming the relative timing into a 
time grid index, and translating the PRN code chip values 
and the time grid index for the data interval into the PRN 
code’s over-sampled bit-wise parallel format. These latter 
steps can be carried out efficiently by using a table look up 
function. One table each for prompt PRN code sign 29A, 
early-minus-late PRN code sign 35A, and early-minus-late 
PRN code zero mask 35B can include integer values that 
constitute the bit-wise parallel representation of the PRN 
code for the sample times associated with the data word in 
question. Indices into each 1 -dimensional table are functions 
of (a) the time offset between the first PRN code chip and the 
first sample time of the given data word, and (b) the bit 
pattern of the PRN code chips that span the sample times of 
the data word. The sizes of the tables are independent of the 
period of the PRN code that is being over-sampled. The 
tables can be re-used for multiple PRN codes in a multi- 
channel receiver. The computation and use of the tables are 
discussed in more detail later. 
Continuing with the description of bit-wise parallelism 
with respect to the operations of software correlator 19 (FIG. 
l ) ,  and continuing to refer to FIG. 3A, the specially- 
developed algorithms described herein make use of bit-wise 
parallelism so that a single programming language state- 
ment, such as a C code command, can partially process up 
to thirty-two samples at a time. Previously referred-to carrier 
replica signal 25 in the form of cosine and sine signals are 
stored as binary carrier replica sign 25A and carrier replica 
magnitude 25B. The format of this representation is defined 
in Table 2 and illustrated in FIG. 3C which is a reconstructed 
carrier and carrier replica in the form of representative sine 
signal 51 (FIG. 3C) shown in optimal 2-bit representation 53 
(FIG. 3C) that has the minimum square error. The format of 
Table 2 assumes that the cosine and sine signals have an 
amplitude of approximately 2.4. Note that other represen- 
tations, beyond 2-bit representation, are possible. In general, 
more bits yield a better SNR, but can also require a larger 
number of computations for the correlation operations. 
TABLE 2 
Sign and magnitude combinations of the stored 
intermediate-frequency baseband mixing carrier sine 
wave replicas and the values that they represent 
Carrier Replica Sign Carrier Replica 
25A Magnitude 25B Carrier Replica Value 
-1 
-2 
+1 
+2 
Continuing to refer to FIG. 3A, multiplication of the RF 
front-end output representation, the signal sign 21A and 
signal magnitude 21B, of Table 1 by the sine wave repre- 
sentation, carrier replica sign 25A and carrier replica mag- 
nitude 25B, of Table 2 yields baseband mixed signals 23, 
consisting of baseband mixed sign 23A, baseband mixed 
high magnitude 23B, and baseband mixed low magnitude 
23C, that can take on the values -6, -3, -2, -1, +1, +2, +3, 
and +6, as shown in Table 3. Baseband mixed high magni- 
tude 23B is simply signal magnitude 21B, and baseband 
mixed low magnitude 23C is carrier replica magnitude 25B. 
16 
Thus, these two magnitude bits are available without the 
need for computation. Baseband mixed sign 23A is the result 
of an EXCLUSIVE OR operation between signal sign 21A 
and carrier replica sign 25A. Notice how the relationship of 
5 the sign bit value with the actual sign gets reversed from that 
of Tables 1 and 2. 
TABLE 3 
10 Sign, high-magnitude, and low-magnitude combinations of the 
baseband-mixed signal and their corresponding signal values. 
Baseband Baseband Mixed Baseband Mixed 
Mixed Sign High Magnitude Low Magnitude Baseband Mixed 
23A 23B 23C Value 
0 0 0 +1 
0 0 1 +2 
0 1 0 +3 
0 1 1 +6 
1 0 0 -1 
1 0 1 -2 
1 1 1 -6 
15 
20 1 1 0 -3 
Continuing to refer to FIG. 3A, and continuing to describe 
25 the bit-wise parallel algorithms, the required amount of 
storage for tables of pre-computed prompt PRN code 29 and 
early-minus-late PRN code 35 can be greatly reduced by 
making two simplifications. First, the prompt PRN code 29 
is stored as prompt PRN code sign 29A. This representation 
3o is shown in Table 4. The early-minus-late PRN code 35, on 
the other hand, is stored in a two-bit representation (actually 
a 1.5 bit representation): early-minus-late PRN code sign 
35A and early-minus-late PRN code zero mask 35B, as 
denoted in Table 5. Note that the X in the first column of 
35 Table 5 indicates that zero or one can be placed in this 
location without affecting the corresponding code value. The 
X signifies a lack of effect of the sign bit on the code value 
when the zero mask bit equals zero. This is why the 
early-minus-late PRN code 35 representation is referred to 
4o as a 1.5-bit representation. This X value will affect the 
corresponding fully mixed early-minus-late integrand sign 
33A, but it will not affect any of the early-minus-late value 
words because the zero value in the corresponding zero 
mask location will null out the corresponding bit of all 
45 early-minus-late value words. 
TABLE 4 
Sign bits of the prompt CIA code and the corresponding 
prompt signal values. 
50 
Prompt PRN Code 
Sign 29A Prompt Code Value 
1 
0 
+1 
-1 
55 
TABLE 5 
Sign and zero mask bit combinations of the early-minus-late 
PRN code 35 and the corresponding signal values. 
Early-minus-late PRN Early-minus-late PRN Early-Minus-Late Code 
60 
Code Sign 35A Code Zero Mask 35B Value 
X 0 0 
0 1 -2 
65 1 1 +2 
US 7,305,021 B2 
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Another simplification in the pre-computed over-sampled 
PRN code table 28, and continuing to refer to FIG. 3A, can 
be to ignore code Doppler shift variations. All signals in the 
table are assumed to have zero Doppler shift; Le., all CIA 
codes in the table assume that iJk+,-iJk=O.O0l sec. Note that 
the period of 0.001 is applicable for accumulations that use 
the full 1023 chips of the CIA code only. Any other type of 
code or accumulation interval may have a different period. 
The code phase errors due to this assumption can be elimi- 
nated by choosing a replica code from the pre-computed 
over-sampled PRN code table 28 whose midpoint occurs at 
the desired midpoint time (iJk+iJk+,)12. The only other effect 
of this assumption can be a small correlation power loss, 
which is no more than 0.014 dB if the magnitude of the 
Doppler shift is less than 10 KHz. The pre-computed over- 
sampled PRN code table 28 should include a selection of 
different phases, for example fourteen, as measured relative 
to a signal sample spacing of, for example, 175 nsec. This 
translates into a code phase spacing of, for example, 12.5 
nsec, which equals a pseudo range measurement digitization 
level of 3.8 m, or a maximum measurement error of 1.9 m. 
The number of phases in the pre-computed over-sampled 
PRN code table 28 is dependent upon the design of the 
system and no set number of phases is required by the 
present invention. Referring to FIG. 6, suppose that pre- 
computed over-sampled PRN code table 28 stores over- 
sampled bit-wise parallel representations of chips C(l) 
through C(M). The table must allow for the retrieval of 
over-sampled bit-wise parallel code replicas for a range of 
start times of code chip C(l) that span the entire first data 
sample word in the accumulation interval W, 95 (FIG. 6). 
The table may contain code replicas whose different phases 
yield start times that span only a single sample interval of 
data word W, 95 (FIG. 6), which is only lIn, of the required 
number of start times. In this case the software correlator 
may apply bit shift operations to a tabulated PRN code 
replica from that sample interval in order to generate the 
over-sampled bit-wise parallel PRN code replica that applies 
when chip C(l) starts in a different sample interval of data 
word W, 95 (FIG. 6). 
Continuing to refer to FIG. 3A, and further continuing to 
describe the bit-wise parallel algorithms, prompt PRN code 
29 and early-minus-late PRN code 35 replicas can be mixed 
with the baseband mixed signals 23 to form fully mixed 
prompt integrand 31 by an EXCLUSIVE OR operation and 
bit re-definitions. An EXCLUSIVE OR between prompt 
PRN code sign 29A and baseband mixed sign 23A produces 
fully mixed prompt integrand sign 31A given in Table 6. The 
fully mixed prompt integrand high magnitude 31B and fully 
mixed prompt integrand low magnitude 31C are baseband 
mixed high magnitude 23B and baseband mixed low mag- 
nitude 23C, also given in Table 6. Note that the Table 6 
representation is identical to that of Table 3 except for the 
inversion in the meaning of the sign bits. The number of 
magnitude bits is dependent upon the design of the system 
and no set number of magnitude bits is required by the 
present invention. A change in the number of magnitude bits 
will cause a change in the number of entries of the equiva- 
lent of Table 6 and it will affect the possible values of the 
integrand. 
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TABLE 6 
Sign, high-magnitude, and low-magnitude bit combinations of the 
fully mixed prompt integrand 31 and its corresponding values. 
Fully Mixed Fully Mixed Fully Mixed 
Prompt Fully Mixed Prompt Prompt Prompt 
31A Magnitude 31B Magnitude 31C Value 
5 
Integrand Sign Integrand High Integrand Low Integrand 
10 0 0 0 -1 
0 0 1 -2 
0 1 0 -3 
0 1 1 -6 
1 0 0 +1 
1 0 1 +2 
1 1 1 +6 
15 1 1 0 +3 
Still continuing to refer to FIG. 3A, the mixing of the 
early-minus-late PRN code 35 with the baseband mixed 
2o signals 23 forms fully mixed early-minus-late integrands 33. 
Fully mixed early-minus-late integrand sign 33A is an 
EXCLUSIVE OR between early-minus-late PRN code sign 
35A and baseband mixed sign 23A. Fully mixed early- 
minus-late integrand high magnitude 33B and fully mixed 
25 early-minus-late integrand low magnitude 33C are, as 
above, baseband mixed high magnitude 23B and baseband 
mixed low magnitude 23C. Fully mixed early-minus-late 
integrand zero mask 33D is early-minus-late PRN code zero 
mask 35B. The resulting representation is given in Table 7. 
30 As in Table 5, each X entry in the table indicates that the 
corresponding bit can be either zero or one without affecting 
the corresponding integrand value. 
TABLE 7 
35 
Sign, high-magnitude, low-magnitude, and zero mask bit 
combinations of the fully mixed early-minus-late 
integrands 33 and their corresponding values. 
EML EML 
40 Early-Minus- Integrand Integrand EML Early- 
Late (EML) High Low Integrand Minus-Late 
Integrand Magnitude Magnitude Zero Mask Integrand 
Sign 33A 33B 33c  33D Value 
X X X 0 0 
0 0 1 1 -4 
0 1 0 1 -6 
0 1 1 1 -12 
1 0 0 1 +2 
1 0 1 1 +4 
1 0 1 +6 
1 1 1 +12 
45 0 0 0 1 -2 
50 
Referring now to FIGS. 3A, 3B, 4A, and 4B, the method 
for computing in-phase and quadrature accumulations for 
55 every accumulation period, for example every millisecond 
for GPS CIA code, by use of bit-wise parallelism includes 
the steps of selecting carrier replica signal 25 (FIG. 3A) 
according to the proximity of its frequency to the desired 
frequency, and representing sample signal data 21 (FIG. 3A) 
60 and carrier replica signal 25 (FIG. 3A) from at least one 
channel as bits in signal sign 21A (FIG. 3A) and, if present, 
signal magnitude 21B (FIG. 3A) and carrier replica sign 25A 
(FIG. 3A) and carrier replica magnitude 25B (FIG. 3A) 
(method step 101, FIG. 4A). Note that carrier replica signal 
65 25 (FIG. 3A) is chosen so that its frequency is close to the 
correct signal frequency. The method also includes the step 
of mixing signal data 21 (FIG. 3A) to baseband by comput- 
US 7,305,021 B2 
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ing in-phase and quadrature baseband mixed sign 23A (FIG. 
3A) and in-phase and quadrature baseband mixed high and 
low magnitude 23BIC (FIG. 3A) (method step 103, FIG. 
4A). The method further includes the steps of selecting PRN 
code from pre-computed over-sampled PRN code table 28 
(FIG. 3A) or of computing it using real-time over-sampled 
PRN code generator 30A (FIG. 3A), representing prompt 
PRN code 29 (FIG. 3A) as prompt PRN code sign 29A (FIG. 
3A), and representing early-minus-late PRN code 35 (FIG. 
3A) from as early-minus-late PRN code sign 35A (FIG. 3A) 
and early-minus-late PRN code zero mask 35B (FIG. 3A) 
(method step 105, FIG. 4A). The method further includes the 
step of de-spreading in-phase and quadrature baseband 
mixed signal 23 (FIG. 3A) by mixing it with prompt PRN 
code 29 (FIG. 3A) and early-minus-late PRN code 35 (FIG. 
3A), resulting in in-phase and quadrature fully mixed 
prompt integrands 31 (FIG. 3A), and fully mixed early- 
minus-late integrands 33 (FIG. 3A) (method step 107, FIG. 
4A). The method further includes the step of using prompt 
value word logic 27A (FIG. 3B) to compute prompt inte- 
grand value words 27 (FIG. 3B) from the in-phase and 
quadrature fully mixed prompt integrands 31 (FIG. 3A). The 
method further includes the step of using early-minus-late 
value word logic 37A (FIG. 3B) to compute early-minus-late 
integrand value words 37 (FIG. 3B) from the fully mixed 
early-minus-late integrands 33 (FIG. 3B) (method step 109, 
FIG. 4A). The method further includes the steps of summing 
over each prompt integrand value word 27 and early-minus- 
late integrand value word 37 (FIG. 3B) the number of one 
bits (or zero bits) using one bits summation table 38 (FIG. 
3B) or using a processor command if available (method step 
111, FIG. 4B), and summing, over the accumulation interval, 
the number of one bits (or zero bits) in each prompt 
integrand value word 27 and early-minus-late integrand 
value word 37 to produce prompt accumulations 41 (FIG. 
3B) and early-minus-late accumulations 49 (FIG. 3B) 
(method step 113, FIG. 4B). The method further includes the 
step of multiplying prompt accumulations 41 (FIG. 3B) and 
early-minus-late accumulations 49 (FIG. 3B) by correspond- 
ing values 41A and summing the results over the value 
words of each signal for an entire accumulation interval to 
yield in-phase and quadrature summed prompt accumula- 
tions 45 (FIG. 3B) and summed early-minus-late accumu- 
lations 47 (FIG. 3B) (method step 115, FIG. 4B) that are 
stored for use by acquisition techniques or tracking loops. 
The method further includes the step of rotating the in-phase 
and quadrature summed prompt accumulations 45 (FIG. 3B) 
and summed early-minus-late accumulations 47 (FIG. 3B) 
(method step 117, FIG. 4B) to simulate a condition in which 
baseband mixing had been performed using cosine and sine 
signal replicas with the correct frequency and phase. If there 
are more channels to process (decision step 119, FIG. 4B), 
the method includes the step of repeating the previous steps 
beginning at method step 101, FIG. 4A. If there are no more 
channels to process (decision step 119, FIG. 4B), the method 
includes the step of setting parameters for the next accumu- 
lation period, including storing current CIA code phases, 
epoch counters, carrier phases, and carrier Doppler shifts 
(method step 121, FIG. 4B). If the time period to wait until 
the next accumulations need to be calculated has not expired 
(decision step 123, FIG. 4B), the method includes the step 
of sleeping until the expiration of the time period (method 
step 125, FIG. 4B). If the time period has expired (decision 
step 123, FIG. 4B), the method includes the step of repeating 
the previous steps beginning at method step 101, FIG. 4A. 
The length of the time period depends on the nominal 
accumulation period. It is set to be less than this period, 
20 
normally between 50% to 90% of this period, to reduce the 
possibility that accumulations are missed for any channels. 
Referring again to FIGS. 3B and 4A, method step 109 
(FIG. 4A) calls for computing value words. This computa- 
5 tion starts by performing bit-wise parallel Boolean logic for 
each of the possible values in the right-hand column of the 
prompt integrand representation in Table 6. A 32-bit prompt 
integrand value word 27 (FIG. 3B) is computed for each 
thirty-two samples and each row of Table 6. The prompt 
i o  integrand value word 27 (FIG. 3B) contains ones for the 
sample times when the actual integrand equals the corre- 
sponding value in the right-hand column of Table 6, and 
zeros for the remaining times when the actual integrand does 
not equal this value. The prompt integrand value words 27 
15 (FIG. 3B) corresponding to the possible Table 6 values are 
formed by method step 109 (FIG. 4A) as follows: 
MINUSONE=NOT(SIGN) AND [NOT(HIGHMAG) 
AND NOT(L0WMAG)I (13) 
20 MINUSTWO=NOT(SIGN) AND [NOT(HIGHMAG) 
AND LOWMAG] (14) 
MINUSTHREE=NOT(SIGN) AND [HIGHMAG 
AND NOT(L0WMAG)I (15) 
25 MINUSSIX=NOT(SIGN) AND [HIGHMAG AND 
LOWMAG] (16) 
PLUSONE=SIGN AND [NOT(HIGHMAG) AND 
NOT(L0WMAG)I (17) 
30 PLUSTWO=SIGN AND [NOT(HIGHMAG) AND 
LOWMAG] (18) 
PLUSTHREE=SIGN AND [HIGHMAG AND NOT 
(LOWMAG)] (19) 
35 
PLUSSIX=SIGN AND [HIGHMAG AND 
LOWMAG] (20) 
Continuing to refer to FIGS. 3A, 3B, 4A, and 4B, method 
steps 109 (FIG. 4A), 111 (FIG. 4B), and 113 (FIG. 4B) call 
40 for operations for the fully mixed early-minus-late inte- 
grands 33 (FIG. 3A) that are similar to those for the fully 
mixed prompt integrands 31 (FIG. 3A). Early-minus-late 
integrand value words 37 (FIG. 3B) correspond to values 
that are double those of the prompt integrand value words 27 
45 (FIG. 3B), Le., the MINUSSIX word becomes the 
MINUSTWELVE word. Also, an additional AND operation 
must be performed with the zero mask bits of Table 7 in 
order to mask out sample times when the early and late PRN 
codes cancel each other. Possible formulas for the method 
50 step 109 (FIG. 4A) computation of these early-minus-late 
integrand value words 37 (FIG. 3B) are as follows: 
MINUSTWO=[ZEROMASK AND NOT(SIGN)] 
AND [NOT(HIGHMAG) AND NOT 
(LOWMAG)] (21) 
55 
MINUSFOUR=[ZEROMASK AND NOT(SIGN)] 
AND [NOT(HIGHMAG) AND LOWMAG] (22) 
MINUSSIX=[ZEROMASK AND NOT(SIGN)] AND 
[HIGHMAG AND NOT(L0WMAG)I (23) 
60 
MINUSTWELVE=[ZEROMASK AND NOT(SIGN)] 
AND [HIGHMAG AND LOWMAG] (24) 
PLUSTWO=[ZEROMASK AND SIGN] AND [NOT 
(HIGHMAG) AND NOT(L0WMAG)I (25) 
65 
PLUSFOUR=[ZEROMASK AND SIGN] AND 
[NOT(HIGHMAG) AND LOWMAG] (26) 
US 7,305,021 B2 
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PLUSSIX=[ZEROMASK AND SIGN] AND 
[HIGHMAG AND NOT(L0WMAG)I 
PLUSTWELVE=[ZEROMASK AND SIGN] AND 
[HIGHMAG AND LOWMAG] (28) 5 
22 
-continued 
NW NW 
3 c  0NESC0UNT(+3),, + 6 c  ONESCOUNT(+6)lpl 
I= I I= I 
Additional zero masking can occur in the first and last words 
of an accumulation interval. This is true because the start and 
stop times of an accumulation interval do not normally fall 
at the boundaries of data words. Therefore, the bits in the 
first word that precede the accumulation interval may need 
to get zero masked as might the bits in the last word that 
come after the end of the accumulation interval. 
counting operations of method step 111 (FIG. 4B) form the 15 45 
count of the number of one bits in each of the eight value 
words. If there are no such counting operations in the 
instruction set of microprocessor 16 (FIG. l ) ,  the counting 
can be accomplished using a table look-up. In the case of a 
table look-up, prompt integrand value words 27 and early- 2o 
where 1 is the index of successive bit-wise parallel data 
words in the accumulation interval, N, is the total number 
of data words in the interval, and ONESCOUNT(k),, is the 
ones count for the corresponding value word 41 (FIG. 3B) 
associated with value k 41A (FIG. 3B) for the lth data word 
interval and the in-phase summed prompt accumulation 45 
3B) and the in-phase and quadrature summed 
early-minus-late accumulations 47 (FIG. 3B) are calculated 
in a similar manner. The only difference is in the actual 
ONESCOUNT values used and, for the case of early-minus- 
late signals, the set of 
Continuing to refer primarily to FIGS, 4A and 4B, the 
method of the present invention can be adapted to work with 
Referring primarily to FIGS, 3B and 4B, the one bits 3B). The quadrature summed prompt accumulations 
values 41A (FIG, 3B), 
minus-1ate integrand 
as addresses in One bits 
37 3B) can be used 
3B), and 
a different number of bits in the representation of the RF 
front-end output and of the baseband mixed signals, An 38 
increase above two bits can make the logic more complex one bits summation table 38 (FIG. 3B) can output the 
if the table look-up operation is called BITSUM, the fol- 25 arithmetic, A decrease to a l-bit representation can have the 
opposite effect. For example, if the RF front-end uses 1-bit lowing computations can be performed to compute one-bits 
digitization rather than 2-bit digitization while carrier replica counts: 
(29) signal 25 (FIG. 2B) retains its 2-bit digitization, then the 
30 operation count can decrease by a factor of almost two for 
where the output of the table ONESCOUNT is the number the 1-bit method, which can make the logic execute about 
of one bits in the word VALUEWORD. This operation is 4.2 times faster than straight integer arithmetic. 
repeated for each of the prompt integrand value words 27 Returning to the discussion of determining PRN code, and 
(FIG. 3B) and early-minus-late integrand value words 37 now referring again FIGS. 2C, 2D, and 3A, the real-time 
(FIG. 3B) in order to accomplish method step 111 (FIG. 4B). 35 generation of bit-wise parallel over-sampled prompt PRN 
Selection of table width, for example 16-bit or 32-bit, code sign 29A (FIGS. 2D and 3A), early-minus-late PRN 
depends on the amount of memory available and other code sign 35A (FIGS. 2D and 3A), and early-minus-late 
design decisions. If the table width is smaller than the PRN code zero mask 35B (FIGS. 2D and 3A) can be carried 
number of bits in a value word, then multiple calls of the out by real-time over-sampled PRN code generator 30A 
table are used in order to sum up the total number of one 40 (FIG. 3A). The inputs to this calculation are the actual PRN 
values in a given value word. Each call takes as input only code chip length 65 (FIG. 2D), Atc, the sample interval 63 
a portion of the bits in the value word. (FIG. 2D), Ats, the nominal early-to-late code delay 61 (FIG. 
Continuing to refer primarily to FIGS. 3B and 4B, the 2D), Atemi, the end time ofthe first Code Chip relative to the 
accumulation operations of method steps 113 (FIG. 4B) and first sample time, Or Put another way, the time 1% Ate, 67 
115 (FIG. 4B) sum the one bit counts for each prompt 45 (FIG. 2D) from the first RF sample time to the end time of 
integrand value word 27 (FIG. 3B) and for each early- the first Prompt PRN code chip, and Prompt code chips 91 
minus-late integrand value word 37 (FIG. 3B) over the entire (FIGS. 2D and 6). The outputs are the three integers that 
accumulation interval, multiply each result by the value 41A store the Prompt PRN code sign 29A (FIGS. 2D and 3A), 
(FIG. 3B) that is associated with the value word, and sum all early-minus-late PRN Code zero mask 35B (FIGS. 2D and 
of these scaled value accumulations to form the accumula- 50 3A), and early-minus-late PRN code Sign 35A (FIGS. 2D 
tions of equations (6) and (7), summed prompt accumulation and 3A), which are all in bit-wise Parallel format. 
45 (FIG. 3B) and summed early-minus-late accumulation 47 Referring again to FIGS. 2C and 2D, table look-ups can 
(FIG. 3B). For example, the following computations can be be used to translate a PRN code and its timing information 
performed to compute the in-phase summed prompt accu- to bit-wise parallel representations of its over-sampled 
mulation 45 in equation (6) as follows: 55 prompt and early-minus-late versions. The required table 
look-ups can be simplified by recognizing that the following 
parameters are substantially constant, for the purposes of 
NW NW (30)  this calculation: sampling interval 63 (FIG. 2D), Ats, the 
nominal chip length, At,, the early-minus-late code delay 
60 61 (FIG. 2D), Atemz, used by software correlator 19 (FIG. l ) ,  
and the maximum number of chips that span a data word of 
microprocessor 16 (FIG. 1). The difference between the 
actual chipping rate Aft, (reciprocal of Atc) and the nominal 
chipping rate Af,,,, (reciprocal of Atcx,,) that is used for 
65 the above simplification can be accommodated by correcting 
time lag 67 (FIG. 2D), Ato, for the average effects of Doppler 
shift, a procedure discussed later. Using the simplification, 
number Of One (Or zeros) in the address. For and may decrease the tirne savings Over straight integer 
ONESCOUNT=BITSUM(VALUEWORD) 
I a k ( 0 )  = -e ONESCOUNT(-l)lpl - 2 c  ONESCOUNT(-2 )~p~  - 
1=I I= I 
NW NW 
3 c  ONESCOUNT(-3),l - 6 c  0NESC0UNT(-6),, + 
NW NW 
1=I I= I 
0NESC0UNT(+1),, + 2 c  0NESC0UNT(+2),, + 
1=I I= I 
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each look-up table has two variable inputs: the actual set of 
prompt code chips 91 (FIGS. 2D and 6) and time lag 67 
(FIG. 2D), At,. A table look-up procedure for each signal 
code sign 29A (FIGS. 2D and 3A), another single integer 5 
result for early-minus-late PRN code zero mask 35B (FIGS. 
2D and 3A), and yet another single integer result for 
component yields a single integer result for prompt PRN l(At0) = fl001 
1 (34) 
early-minus-late PRN code sign 35A(FIGS.-2D and 3A). 
of values in the continuous range: 
Time lag 67 (FIG, 2D), can take on an infinite number where n, is the number of data samples that can be stored in 
bit-wise parallel format in each word. It is clear from 
equation (34) that l(At,) is a non-increasing function of At,. 
Therefore, the maximum number of required chips occurs at 
the minimum value of At,: 
2 L=z(Atok ,J (35) 
The size of each table can be determined from the param- 
This range’s lower limit guarantees that the end time of the eters k,,,, k,,,, and L. The grid contains ktot=(k,,,-k,z,+l) 
first late chip occurs no earlier than the first sample time. A different time offsets of the first code chip. At each of these 
lower time lag 67 (FIG. 2D) At, value would make the first grid points there are 2L possible combinations of the code 
chip irrelevant to the prompt PRN code 29 (FIG. 2D), early 20 chips. Thus, each table optimally contains k , , ~ 2 ~  entries, 
code 69B (FIG. 2D), and late code 69C (FIG. 2D) at all of and each entry is optimally an unsigned integer in the range 
the sample times. The upper limit in equation (31) guaran- from 0 to 2”3-1. 
tees that the start time of the first late chip occurs no later Continuing to refer to FIG. 5, each table can be stored as 
than the first sample. A larger value of At, would leave the an array with a single index. The first 2L entries correspond 
late code 69C (FIG. 2D) at the first sample time undefined 25 to the 2L different possible chip sequences that can occur at 
based on the available code chips. At,=At,, ml,,  the next 2L entries correspond to AtO=AtO~,mz,+ 
Referring now to FIG. 5, to create an electronically I), and so forth. The tabulated bit sequences for a fixed At, 
processable table, the continuous range of At, values can be are ordered by interpreting the sequence as a binary index 
replaced with a discrete grid having m equally spaced points counter with the first chip being the most significant counter 
per sample interval 63 (FIG. 2D), Ats. The integer m is 30 bit and the Lth chip being the least significant bit. The integer 
chosen to be large enough so that the granularity AtJm gives elements of the table can be the x(i) table elements 81 with 
sufficient PRN code timing resolution. In GPS applications corresponding code time offset 83 At,,, and corresponding 
m is usually chosen to be large enough so that (cAtJm) is on bit sequence 85 of the chips. The array index of a given x(i) 
the order of several meters or less, where c is the speed of table element 81 can be computed based on its code time 
light, but reasonably sized because the table sizes are usually 35 offset 83 At,, grid index k and its corresponding bit sequence 
proportional to m. Given a choice of m, the grid of relative 85. The corresponding bit sequence 85 associated with the 
end times of the first prompt code period is: array index consists of the chip values C(1), C(2), 
C(3), . . . C(L). The C(i) chip values are either zero or one, 
with zero representing a -1 PRN code value and one 
(32) 40 representing a +1 PRN code value, and they are listed in 
order of increasing time. The corresponding array index of 
the x(i) table element 81 is: 
(31) 1 1 - At, < Ato 5 At, - -At,, 
15 
kats 
m Atok = - fork = k,, ... , k, 
where the limits 
45 
i[k,C(l), C(2),C(3), ..., C(L)] = l c ( k - k , , ) ~ 2 ~ + ~ C ( j ) 2 ~ ~ ~  
(33a) J =  I 
k, = floo4- *) - 2 
2Ats 
k, = 
(33b) 5o This equation can be inverted to give the code time offset 83 
grid index k and the corresponding bit sequence 85 as 
functions of the x(i) table element 81 index i: 
k(~)=k,,,+floor[(z-1)/2~] (374 
provide full coverage of the interval defined in equation 
(31). The floor ( ) function rounds to the nearest integer in 55 
the direction of --co. This k,,, value can cause the minimum 
At,, to fall slightly below the lower limit in equation (3 l), 
which can cause memory inefficiency, but this value is 
advantageous because it may simplify some further compu- 
The size for each table can be a function of the maximum where mod(y,z)=y-zxfloor(yiz) is the usual remainder func- 
number of code chips that may fall within a data word’s tion. 
sample range. Given At,, bit information for the following Continuing to refer to FIG. 5, the following computations 
number of code chips is required in order for the prompt generate the x(i) table elements 81 entries of the three tables. 
PRN code 29 (FIG. 2D), early code 69B (FIG. 2D), and late 65 Given i, the corresponding code time offset 83 grid index 
code 69C (FIG. 2D) to be fully specified at all of the data k(i) is computed from equation (37a) and is used to generate 
word’s sample times: three sequences of chip indices: 
(37b) 
~ ( j ,  i) = mod [ floor ( mod[(?i~i), 2L1), 2 j for j = 1 ,2 ,3 ,  ... , L 
tations. 60 
25 
k ( i )  At, 
j p ( n ,  i) = 2 + floo([n - 1 - - - 
m ][Atc]} 
forn  = 1, 2, 3, ... , n,  
k ( i )  At, 
j e (n ,  i) = 2 + floo([n - 1 - - - 
m ][Atc 
forn  = 1, 2, 3, ... , n,  
k ( i )  At, 
n - 1 - - - .([ m ][Atc ji(n, i) = 2 + floo 
forn  = 1, 2, 3, ... , n,  
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early-minus-late PRN code zero mask 35B (FIG. 2D), and 
early-minus-late PRN code sign 35A (FIG. 2D). Other table 
layouts are also possible. Possible illustrative index calcu- 
lations are described below for indexing into the tables for 
5 PRN code retrieval during accumulation calculations If 
another table layout is used, then different indexing calcu- 
lations might be needed. Furthermore, different indexing 
calculations can be used even for the illustrative table layout 
shown in FIG. 5. 
Referring now primarily to FIG. 6, accumulation calcu- 
lations, as have been previously outlined herein and else- 
where, work with a fixed sequence of code chips. The 
prompt version of this sequence has a specified timing 
(38a) 
(38b) 
(38c) lo 
15 relationship to the incoming RF signal data 21 (FIG. 2A). 
This relationship can be pre-determined by a code search where n is the index of the sample time within the over- 
sampled data word. The integer jJn4 is the index of the algorithm if software receiver 10 (FIG. 1) is in acquisition 
pRN 'Ode chip that at for the prompt pRN mode or by its delay-locked loop if it is in tracking mode, 
2D) and late 'Ode 69c 20 tion using prompt code &ips 91 (FIG, 6) C(1) thou& 
code 29 (FIG. 2D). The integersj,(n,i) andjz(n4 are defined 
(FIG. 2D), respectively. The formulas in equations (3Xa)- 
(3Xc) amount to time measurements of each sample given in 
Software conelator 19 (FIG, 1) can calculate an accumula- 
C(M). The timing of the prompt replicas of prompt code 
for the 'Ode 69B 
units of chip lengths past the first chip, These indices, in 91 6, can define the The 
turn, can be used to determine the chip values that apply at sequence starts at start lag 93 6, Atstart seconds 
the sample times: past the first sample of data word W, 95 (FIG. 6), it chips at 
25 the constant chipping rate f,=l/At,, and it ends at end time 
97 (FIG. 6), which occurs Aftart+MAt, seconds after the first 
sample of data word W, 95 (FIG. 6). The end of the Mth 
prompt code chip can occur during data word W, 99 (FIG. 
6), which implies that 
Cp(n,i)=C/jp(n,i);i] for n=1,2,3, . . . ,n, (39a) 
(39b) C,(n,i)=C/j,(n.i);i] for n=1,2,3, . . . ,n, 
C,(n,i)=C/ji(n,i);i] for n=1,2,3, . . . ,n3 (39c) 30 
where C,(n,i) is the over-sampled prompt PRN code 29 
code 69B (FIG. 2D) and late code 69C (FIG. 2D). Each of 
these code bit values is either zero or one, as dictated by the 35 
outer mod(,2) operation in equation (37b). These over- 
sampled chip values can, in turn, be used to formulate 
tabulated functions x,(i), xemZzm(i), and xemRs(i) that gener- 
ate the unsigned integers that constitute the bit-wise parallel 
code representations of the three tables: 
(FIG. 2D), and C,(n,i) and C,(n,i) are, respectively, the early N = cei l (Ats~~~sAts  + 
where the ced( ) function rounds to the nearest integer 
towards +m. Some of the initial bits of data word W, 95 
(FIG. 6) and some of the final bits of data word W,99 (FIG. 
40 6) may not be included in the accumulation. Let nexO be the 
number of initial bits of data word W, 95 (FIG. 6) that are 
excluded, and let nexfbe the number of final bits of data word 
W, 99 (FIG. 6) that are excluded. The timing relationship in 
FIG. 6 implies that these numbers are: 
"S ( 4 W  
x p ( i )  = c p ( n ,  i) x 2ns-n 
n=l 
45 
These sample counts can be used to develop additional 
where X,(i) is the entry ofthe Prompt sign table, Xemzzm(i) s zero mask words that software correlator 19 (FIG. 1) uses to 
the entry of the early-minus-late zero mask table, and 55 properly process the first and last data words during its 
Xemzzs(i) is the entry of the early-minus-late 2's sign table. bit-wise parallel accumulation calculations, as defined in A 
Note that the form~~la used in equation (4oC) is only an 12-Channel Real-Time GPS L1 Software Receiver, B. M. 
example illustrative embodiment of the early-minus-late 2's et al,, proceedings of the ION National Technical 
sign table calculation. It places zeros in all of the x entries Meeting, Jan, 22-24, 2003, Anaheim, Calif, and Bit-Wise 
of early-minus-late PRN Code Sign 35A (FIG. 2D). There 60 Parallel Algorithms for  Eflcient Software Correlation 
exist alternate formulas that are equally correct but that do Applied to a G p s  software Receiver, B, M, Ledvina et al,, 
not place zeros in the X entries. to appear in the ZEEE Transactions on Wireless Communi- 
The table layout in FIG. 5 is only an illustrative embodi- cations, 2003, both incorporated herein in their entirety by 
ment of how one can construct a table that can be used to reference. Note that equations (41)-(42b) and all related 
translate PRN code chip values and timing information into 65 timing considerations herein use the following code chip 
data words that store the bit-wise parallel representations of startistop convention: a sample is correlated with a particular 
the over-sampled prompt PRN code sign 29A (FIG. 2D), code chip if the start time of the code chip coincides exactly 
US 7,305,021 B2 
27 28 
with the sample time, but it will not get correlated with that Determination of the correct index into the x,(i), xemZzm(i), 
chip if its sample time coincides exactly with the end time and xemRs(i) tables for data word W, can be reduced to the 
of the code chip. determination of two quantities. One is the time offset index 
continuing to refer to FIG. 6, efficiently determining the k, that causes At,,, from equation (32) to match the true time 
correct X,(i), Xemzzm(i), and Xemzzs(i) bit-wise Parallel code 5 offset for data word W, as closely as possible. The other 
representations for the N data Words wi 95 (FIG. 6) though quantity is the auxiliary table index p,,. It constitutes an 
data w.v 99 6, making an efficient index for the sequence of actual code chips that are associ- 
determination of the correct table index i, that corresponds ated with data word w,, Given these two quantities, the 
to data word W,,, "-1, . . . , N, where the table index i, is 
a function of start lag Att,,, 93 (FIG. 6), actual PRN code i o  
chip length Atc 65 (FIG. 6), v, and prompt code chips C(O), 
C(1), C(2), . . . , C(M+l) 91 (FIG. 6). The chip value C(0) 
correct index for the three x(i) tables is 
~,=l+(k,-k,,,)~2~+Az(~) for v=1,2,3 . . . , N (45) 
94 (FIG, 6) is needed in order to specify the late code 69C index p v  is determined by the position Of the 
(FIG, 2D) at the initial few samples ofthe accumulation, and sequence. Once 
the chip value C(M+1) 96 (FIG, 6) is needed to specify the 15 that position has been ascertained, the index kv can be 
The 
wv data word to the pRN code 
early code 69B (FIG, 2D) at the final few samples, 
tional constants that can be used in order to determine the i, 
indices are Ats, n,, m, L, k,,,, k, and nominal chip length 
At,, which has been used to generate the three x(i) tables, 
computes and stores a table of candidate integers for the final 
summation term that appears on the right-hand side of 
equation (36). This table takes the form: 
calculated from the position relative to the W, samples of the 
'Ode chips that are associated with the index 
A time integer can keep track ofthe number offine-scale 
time units in a given interval. The fine-scale time unit is a 
The first step of the index calculation procedure pre- 20 small fraction ofthe sample interval 63 (FIG. 2D), Ats: 
At, = a'. 
mf 
(46) 
25 
L (43) 
J=I 
f o r p  = 1, 2, 3, ... , (M C L C  1) 
Ai(p) = C(p + j - L -  1)2L-J where m,is the integer number of fine-scale time intervals 
per sample interval 63 (FIG. 2D), At,. This number is chosen 
large enough, for example my2mN, to preclude any sig- 
30 nificant build-up of timing errors during an accumulation 
interval due to the finite time resolution A 9  N is the number 
This computation requires the undefined chip values C(-L+ of data words in the accumulation interval. The calculation 
l), C(-L+2), C(-L+3), . . . , C(-l), and C(M+2), C(M+3), of the k, values over one accumulation interval involves 
C(M+4), . . . , C(M+L). The value zero can be used for each approximately N iterative time increments, each of which 
of these undefined chips because they can affect the over- 35 has a resolution of A$ If mr obeys the inequality given 
sampled codes only for the first nexo samples of data word above, then the cumulative timing errors due to the finite 
W, 95 (FIG. 6) or for the last nexfsamples of data word W, precision Atfwill be less than the timing error caused by the 
99 (FIG. 6), none of which are part of the accumulation. The finite timing precision of the x(i) tables. Normally it is 
table of equation (43) can be constructed by using the possible to make mfmuch larger than 2mN and still keep all 
following iterative procedure: 40 of the relevant calculations within the size limits of a 32-bit 
(44a) signed integer. If m,is a power of two, a rightward bit shift 
operation can be used to implement integer division by my 
Time unit Atf can be used to define an integer that approxi- 
mately keeps track of the codeisample time offset At," for 
Az(l)=C(O) 
Az(p)=mod[ZAz (p- 1),2L]+C(p- 1) for p=2 
Az(p)=mod[2A~(p-l),2~] for p=(M+3), (M+4), . . . , 
W+2) 
(M+L+l) (444 
45 data word W,: 
Note that the m o d ( 2 ~ , 2 ~ )  operation in the latter two equa- (47) 
tions can be replaced by a single truncated leftward bit shift. 
In many cases prompt code chips 91 (FIG. 6) C(O), C(1), 50 
C(2), . . . can be generated as the output of a feedback shift 
register Or a system Of such registers. For the new 
GPS civilian L2 signals can be generated this way. In this 
case, each iteration of equation (44b) can be interleaved with 
an iteration of the shift register calculations. Shift-register 55 sample time ofdata word w,, The 
generation of PRN codes is well-known in the art. 
the previously-described 
table is to calculate the index component only for one data 
where the round( ) function rounds up or down to the nearest 
integer, The time lag 67 (FIG, 2D), At,,, is the amount by 
which the end time of pRN code chip c(pL,-L) lags the first 
that iteratively 
determines kfv tries to keep the relationship in equation (47) 
exact, but using only integer operations can allow small 
to build up, Note that kfJmFk,lm, as implied by a 
An to 
at a time. Suppose that is the 'Orred index comparison ofequations (32) and (47). This relationship can 
6o be used to determine k, from an iteratively determined kfv, 
determines kfy, k, and pL,, The first five constants are used to 
component for data wv, and that p v  is the 
index that have been used to determine Aiv from the 
for data wv+l, L + 1  is computed (Procedure defined 
herein), feedback shift ister calculations that generate 
resulting chip values are used to perform (p,,+l-pv) iterations 
Several constants are required by the iterative procedure that 
account for the difference between the nominal chip length 
At,, used to generate the x(i) tables, and the actual chip 
had the existed. In Order to 
C ( P J  C(PL,+l)> C(PL,+2)> 
of equations (44b) or (44c). k/,,,=round[(n,- l)mj2] (48.9 
> c(pv+l-l) are iterated, and the 65 length 65 (FIG, 2D), Atc used in the accumulation: 
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a&=round(hb&) (484 
where the sign( ) function returns +1 if its input argument is 
positive, zero if the argument is zero, and -1 if the argument 
is negative. The index kfmZd is approximately half the length 
of a data word as measured in units of Atf seconds. During 
an accumulation, the rational factor afiDfi, gets multiplied 
by the time offset between the end time of the first code chip 
and the midpoint of the data word. The result is a time 
perturbation that removes the average effect of the difference 
between the actual and nominal PRN code chipping rates. 
The time perturbation can be used to compute a corrected kfv 
value: 
Equation (4Xd) picks bfix to equal a power of two so that 
the integer division by bfix in equation (49) can be accom- 
plished using a rightward bit shift operation. The round( ) 
operation in equation (49) can be accomplished as part of the 
division if one first adds sign(afix)xbfiJ2 to the quantity 
(k,2d-kfv)xafix, before performing the rightward bit shift that 
constitutes division by bfix. This approach can give the 
correct kfvfix because the signs of (kfmZhkfv) and bfix are both 
positive and because the rightward bit shift has the effect of 
rounding the signed division result towards zero. An alter- 
nate implementation of the round function could be used for 
applications that do not guarantee kfmZd>kfv. Such applica- 
tions are normally associated with L 5 2  PRN code chips per 
data word. 
Five additional constants can be used to define the kfv and 
pv iterations: 
The constant L, is the typical number of code chips per 
data word. It is the nominal increment to pv per data word. 
The constant Akfc equals the number of fine-scale time 
intervals per PRN code chip. The constant Akfc is used to 
5 
10 
15 
20 
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40 
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30 
adjust kfv up or down if kfv falls outside of the limits: 
kf,,,5 kfv5kf,,,. The constant Akfvp is the nominal incre- 
ment to kfv per data word. The limits kf,,, and kf, are 
approximately the limits k,,, and k,, from equations (33a) 
and (33b) re-scaled to the new fine time scale and adjusted 
for the difference between the nominal code chipping rate of 
the x(i) tables and the actual chipping rate of the accumu- 
lation. The extra -2 term on the right-hand side of equation 
(33a) is compensated for by the increment to k,,, on the 
right-hand side of equation (50d) and the decrement to k, 
on the right-hand side of equation (50e). The original -2 
term and the increment and decrement have been included 
because they ensure that kfvalues which respect the limits in 
equation (50d) and (50e) are transformed into k values that 
respect the limits in equations (33a) and (33b). 
The iteration begins by initializing kfl and pL1 for the first 
data word. The nominal initial values are: 
It is possible that kfl,,, from equation (51 a) can violate its 
upper limit kf,,. Therefore, the following conditional 
adjustment can be implemented in order to finish the ini- 
tialization. 
Given this initialization, the calculation of (kfl,p2), (kD,p3), 
!kf4, v4), . . . , (kfl,py) proceeds according to the following 
iteration: 
(534 
(53b) 
kfvn,,=kir,~l,+Akfwp for v=2,3,4, . . . , N 
p v n o m = ~ v ~ l ) + Z ,  for v=2,3,4, . . . , N 
The table look-up calculations finish with the computation 
of k,, i,, and the actual table look-ups: 
mkfvfu (kf.1 ( 5 5 )  
k ,  =round [?I for v = 1, 2, 3, ... , N 
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The round( ) operation in equation (55) can be imple- 
mented by adding m)2 to mxkf+(kf,) before the rightward 
bit shift that constitutes division by my The result of the 
division will be the correct value of k, for any sign of 
kfvfix(kf3 if the computer works with 2’s compliment nota- 
tion for signed integers and if the rightward bit shift fills in 
from the left with the 2’s compliment sign bit, i.e., with the 
left-most bit. 
Given k, from equation (55) and pv from equation (54b), 
one can use equation (45) to compute i,. This value, in turn, 
can be used to index into the tables to determine the Prompt 
PRN code sign 29A (FIGS. 2D and 3A), xPV, the early- 
minus-late PRN code zero mask 35B (FIGS. 2D and 3A), 
xemZzmv, and the early-minus-late PRN code sign 35A (FIGS. 
2D and 3A), x,,~~~,,, that correspond to data word W,: 
(564 
(56b) 
xpv=xp(iv) for v=1,2,3 . . . , N 
x~mbmv=x~mbm(iv)  for v=1,2,3 . . . , N 
X ~ , , ~ ~ ~ = X ~ , , ~ ~ ( ~ ~ )  for v=1,2,3 . . . , N (564 
The conditionals in equations (54a) and (54b) can be 
reduced to a single conditional per data word during normal 
operation to improve efficiency. This can be done because 
the sign of AkfvP in equation (53a) is fixed for a given 
accumulation interval. (Normally the sign of AkfvF does not 
vary from accumulation interval to accumulation interval or 
from channel to channel for a given receiver because the 
only variable quantity that affects AkfvP is actual chip length 
65 (FIG. 2D), Atc, which normally does not vary signifi- 
cantly.) If AkfvP<O, then the proper formula for determining 
kfv and pv can be chosen by considering the inequality 
kf,,,<kf,,,. Conversely, if AkfvP>O, then the proper for- 
mula can be determined by considering the inequality 
kf,,,>kf,,,. The decision about which condition to check 
can be made at the beginning of the accumulation because 
AkfvP, is calculated prior to execution of the iteration in 
equations (53a)-(56c). 
When using a processor that creates instruction pipelines, 
“if’ statements can disrupt the pipeline. In this case equa- 
tions (54a) and (54b) can be replaced with the following 
computations: 
kfv=kfvn0,,-q4kfi for v=2,3,4, . . . , N 
p v = ~ n L , , - q l .  for v=2,3,4, . . . , N 
(57b) 
(574 
The min( ) and max( ) functions return, respectively, the 
minimum or maximum of their two input arguments. The 
variable qf, is normally zero, in which case equations (57b) 
and (57c) leave k e ual to kf,, and pv equal to p,,. The 
value of qf, is -1 if AkfvP<O and kf,,,<kf,,,, and +1 if 
AkfvP,>O and kf,,>kf,. In both of these cases qf, causes 
equation (57b) and (57c) to perform the necessary adjust- 
ments to kfv and p,,. Note that efficient code may not execute 
the conditional in equation (57a) once per data word. 
Instead, its accumulation iterations could be performed in 
one of three different iterative loops, depending on the value 
of AkfvP. Additional economies can be had in the first and 
f f p  
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third conditional clauses of equation (57a). The value of -qf, 
for the first condition is equal to the sign bit of the 2’s 
compliment representation of kfV,,,-kfmz,. Similarly, +qfv 
for the third condition is equal to the sign bit of the 2’s 
compliment representation of kf~ax-kfv,o~. In either case, 
q (or its negative) can be computed in two operations. 
Summarizing real-time over-sampled PRN code genera- 
tor 30A (FIG. 3A) and referring now to FIG. 7, to compute 
i o  prompt PRN code 29 (FIG. 3A) and early-minus-late PRN 
code 35 (FIG. 3A) for an entire accumulation interval, the 
method includes the steps of iterating equations (44a)-(44c) 
(method step 201, FIG. 7) to construct the table of Ai@) 
values. The method further includes the step of computing 
the auxiliary constants (method step 203, FIG. 7) in equa- 
tions (4Xa)-(4Xe) and (50a)-(50e). The method further 
includes the step of initializing kfl and pl (method step 205, 
FIG. 7) by evaluating equations (51 a)-(52b). The method 
20 further includes the step of iterating equations (53a), (53b), 
(57a)-(57c), (49), (55), and (45) (method step 207, FIG. 7) 
to compute, for each iteration, kf,, p,, qfv, kfy, p,,, k,, 
and i,. The method further includes the step of iterating 
equations (56a)-(56c) (method step 209, FIG. 7) to compute, 
As mentioned already, it may prove efficient to interleave 
the equations (44a-c) iterations and the accompanying shift 
register iterations between the iterations that compute kf,, 
30 through x , , ~ ~ ~ ~  In this scenario pv can be computed from 
equation (57c). Afterwards, the shift register iterations that 
generate code chips C(pv1-l) though C(p,,-1) can be per- 
formed, and these chip values can be used to iterate equa- 
tions (44a-c) from pLy-l to pv in order to determine Ai(p,,) 
The software correlator 19 (FIG. 1) of the present inven- 
tion can advantageously be easily modified to work with 
signals at different frequencies, new PRN codes, or even 
4o signals for different types of devices. Thus, the same hard- 
ware could use the software correlator 19 (FIG. 1) to 
implement such devices as a GPS receiver, a cell phone, or 
both. To allow for new codes, new frequencies, and new 
types of functionality, small changes can be made in the 
45 software correlator 19 (FIG. l ) ,  or different versions of the 
software correlator 19 (FIG. 1) can be run on the same 
processor. The changes involve using a different baseband 
mixing frequency and a different PRN code in the correla- 
tion, and perhaps changes that would provide the new 
50 signals of interest to the software correlator 19 (FIG. 1). In 
order for the present invention to work with signals at 
different frequencies, new PRN codes, or signals for differ- 
ent devices, two fundamental changes need to be made. 
First, the baseband mixing frequency must be tailored to that 
55 of the signal data 21, which also involves pre-computing and 
storing sine and cosine tables at this new frequency. Second, 
new pre-computed over-sampled PRN code tables 28 (FIG. 
3A) must be constructed. The size of the new tables should 
6o match the over-sampled accumulation period, or at least one 
over-sampled period of the PRN code. As an alternative to 
generating new pre-computed over-sampled PRN code 
tables 28 (FIG. 3A), the new PRN codes can be generated in 
real-time by over-sampled PRN code generator 30A (FIG. 
65 3A). Also, the system and method of the present invention 
could be implemented within systems such as GLONASS 
receivers, cell phones and cell base stations, pagers, wireless 
15 
25 for each iteration, xPV, xemZzmv, and x,,~~~,,. 
35 from 
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Ethernet (e.g. 802.1 l x  standards), B1uetoothTM, Black- 
berry@ wireless internet devices, and satellite radioiphones 
(e.g. INMARSATB). In fact, the system and method of the 
present invention are applicable to any sort of telecommu- 
nication systenddevice that uses spread spectrum, code 
division multiple access (CDMA) pseudo random number 
codes for the transmission of information, either wired or 
wireless. 
Referring now to FIG. 8, navigation calculations require 
measured values of the PRN code phase 55, carrier phase, 
and carrier frequency. The measurements for all tracked 
satellites must be taken at exactly the same time. A time 
interval counter (TIC) function provides a periodic timing 
scheme to synchronize these measurements at time t, 56. 
At time t, 56, the TIC function latches all of the PRN code 
phase 55, carrier phases, and carrier frequencies along with 
the code epoch counters, and software correlator 19 (FIG. 1) 
makes these available to application-specific code 15 (FIG. 
l ) ,  for example, GPS receiver software. GPS receiver soft- 
ware uses the code phase and epoch counters to compute the 
pseudo range to each satellite. Software correlator 19 (FIG. 
1) keeps track of the code and carrier phase of each signal 
as determined by the code chipping rate and the carrier 
Doppler shift inputs. The quantity TcJk, the estimated code 
chipping rate of software receiver 10 for satellite j during its 
kth PRN code period, can be determined either by an 
acquisition search procedure, or if tracking, by a delay- 
locked loop. Likewise, oDoppJk, the associated carrier Dop- 
pler shift, can be defined by an acquisition procedure or, if 
tracking has commenced, by a phase-locked loop or a 
frequency-locked loop. These determinations are made by 
application-specific code 15 (FIG. 1). Software correlator 19 
(FIG. 1) can use these two frequencies to update quantities 
that keep track of its code and carrier phases according to the 
formulas: 
34 
of the signal acquisition calculations that it carries out in 
conjunctiop with application-specific code 15 (FIG. 1). The 
quantities -cJ0 and are either sent to software correlator 19 
by application-specific code 15, or they are initialized arbi- 
5 trarily by software correlator 19 and application-specific 
code 15 executes feedback control of TcJk and oDoppJk to force 
the sequences defined by equations (58) and (59) to con- 
verge to appropriate values. Information about the previ- 
ously-described conventional method can be found in Dier- 
The TIC timet, 56 (FIG. 8) can occur at, for example, 
the millisecond boundaries of the receiver clock. At each 
time t, 56, the PRN code phase 55 (FIG. 8) of each signal 
is computed in the following manner: 
i o  endonck. 
15 
20 
where GTIC is the PRN code phase 55 (FIG. 8) in chips of 
signal j at TIC time t, 56 (FIG. 8). The epoch counters, 
which are simply a running total of the number of code 
periods 57 (FIG. 8), are incremented at each code startistop 
The carrier phase calculation at time t, 56 (FIG. 8) is 
(61) 
where is the carrier phase at time t, 56. The Doppler 
shift that gets returned at time t, 56 (FIG. 8) is oDoppJk+l. 
With respect to the performance of the system and method 
of the present invention, a sample screen-shot from the 
illustrative embodiment of the present invention is provided 
in Table 8. This table illustratively shows the tracking of 
nine channels. The roof-mounted L1 antenna of the illus- 
trative embodiment can have a pre-amp with 26 dB of gain. 
The software correlator 19 (FIG. 1) of the present invention 
can provide positional accuracy on the order of 10-1 5 meters 
when working in conjunction with application specific soft- 
ware 15 (FIG. 1). 
25 time. 
similar to the PRN code phase 55 (FIG. 8) calculation: _ _ _  
@, n?@,k+ l+wDoppJ k+l (tTIC-;,k+l) 
30 
35 . 
40 
TABLE 8 
Numerical GPS tracking data output by the illustrative embodiment. 
Lat 42.44354 Spd 0.5 SVs 8 Ctrack FLL Date 17/10/02 
Lon -76.48143 Hdg 327.0 Nav 3D GDOP 1.9 GPS 19:58:11 
Alt 269.6560 ROC -0.7 HI ELEV DO -393.0 OscErr 0.25 
CH SV ELV M I  DOPP NCO UERE SF PRerr PRRerr LOCK SNR is4 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
1 
22 
3 
25 
17 
15 
27 
13 
31 
20 
67 237 
64 47 
50 152 
22 106 
1 62 
2 81 
12 295 
44 303 
22 185 
~~ 
~~ 
4 219 
-528 
-1644 
2174 
-2650 
1722 
2278 
2969 
1856 
3860 
~ 
~ 
-3086 
-927 
-2045 
1778 
-3050 
1331 
1887 
2575 
1866 
3464 
~ 
~ 
-3483 
4 1 
4 1 
2 1 
2 1 
2 1 
2 1 
0 1 
2 0 
2 1 
~ ~ 
~ ~ 
2 1 
9.0 
14.3 
5.5 
42.9 
7.5 
-5.2 
0.0 
0.0 
-11.0 
~ 
~ 
27.5 
0.7 
0.6 
-0.4 
0.2 
-0.4 
-0.7 
0.0 
0.0 
-0.5 
~ 
~ 
0.3 
CCBF 
CCBF 
CCBF 
CCBF 
CCBF 
CCBF 
CCBF 
C 
CCBF 
CCBF 
16.9 
18.0 
18.4 
13.2 
8.1 
7.4 
8.0 
14.9 
15.9 
~ 
~ 
9.6 
-1.000 
-1.000 
-1.000 
-1.000 
-1.000 
-1.000 
-1.000 
-1.000 
-1.000 
~ 
~ 
-1.000 
Two comparison tests illustrate the performance of the 
65 system and method of the present invention. In the first test, 
a first configuration includes a MITELB GP2021 hardware 
correlator, but is in all other ways identical to a second 
~ ~~ ~~ 
@,k+ I=@,:kWDoppk+ I (%,k+ I-%,k) (59) 
%Ah~~re C0rrelator 19 (FIG. 1) can keep a running track 
of these quantities and can initialize these iterations as part 
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configuration that includes the software correlator 19 (FIG. 
1) of the present invention. The two configurations differ in 
SNR by less that 1 dB and in navigation solutions by no 
more than 5-10 meters. In the second test, timing studies 
using the system of the present invention show that pro- 5 
cessing six channels uses only about 20% of the processor’s 
capacity, while Akos 2001a report a real-time software GPS 
receiver that would require 100% of the capacity a 1.73 GHz 
microprocessor to implement a 6-channel GPS receiver 
frequency of 5.714 MHz. 
Although the invention has been described with respect to 
various embodiments, it should be realized this invention is 
also capable of a wide variety of further and other embodi- 
ments. 
What is claimed is: 
1. A method for computing prompt and early-minus-late 
in-phase and quadrature summed accumulations for a plu- 
rality of signals from a plurality of channels comprising the 
steps of: 
when processing data from an RF front-end with a lo representing a carrier replica signal from the at least one 
channel from the plurality of channels as a carrier 
replica sign and a carrier replica magnitude; Referring now to FIGS. 9A and 9B, among other indica- 
tors that could assess the accuracy ofthe PRN code gener- 
ated 
representing signal data from the at least one channel of 
the plurality of channels as at least one signal word; 
computing a baseband mixed sign as a function of the 
over-samP1ed pRN code generator 30A 15 
3A), which prompt pRN code sign 29A 
carrier replica sign and the at least one signal word; 
computing a baseband mixed magnitude as a function of 
the carrier replica magnitude; 
selecting a pseudo-random number (PRN) code having a 
prompt PRN code and an early-minus-late PRN code; 
representing the prompt PRN code as a prompt PRN code 
sign; 
computing a fully mixed prompt integrand sign as a 
function of the baseband mixed sign and the prompt 
PRN code sign; 
minus-late PRN code sign and an early-minus-late PRN 
code zero mask; 
as a function of the baseband mixed sign and the 
early-minus-late PRN code sign; 
computing at least one set of prompt integrand value 
words as a function of the fully mixed prompt integrand 
sign and the baseband mixed magnitude; 
computing at least one set of early-minus-late integrand 
value words as a function of the fully mixed early- 
minus-late integrand sign, the baseband mixed magni- 
tude, and early-minus-late PRN code zero mask; 
computing prompt in-phase and quadrature summed 
accumulations for the plurality of channels for an 
accumulation interval as functions of the number of 
significant bits in the at least one set of prompt inte- 
grand value words and as functions of the values 
associated with the at least one set of prompt integrand 
value words; and 
summed accumulations for the plurality of channels as 
functions of the number of significant bits in the at least 
one set of early-minus-late integrand value words and 
as functions of the values associated with the at least 
one set of early-minus-late integrand value words; and 
quadrature summed accumulations to a software 
receiver to compute navigation data. 
2. The method as in claim 1 further comprising the step of: 
retrieving the carrier replica signal from a carrier replica 
table, the carrier replica table representing a coarse grid 
Of frequencies. 
3. The method as in claim 1 further comprising the steps 
representing the signal word from the at least one channel 
as a signal sign and a signal magnitude; and 
computing at least one baseband mixed magnitude as a 
function of the carrier replica magnitude and the signal 
magnitude. 
3A), early-minus-late PRN code sign 35A (FIG. 3A), and 
early-minus-late PRN code zero mask 35B (FIG. 3A), is the 
low distortion of the generated codes versus the true codes. 
FIG. 9A, generated for prompt code comparisons, shows 2o 
juxtaposed plots of the autocorrelation function 80 (FIG. 
9A) of the sampled true code and the cross correlation 
function 82 (FIG. 9A) between the sampled true code and 
the sampled code as generated from the new xp table. FIG. 
9B shows a similar comparison for early-minus-late PRN 25 
code 35 (FIG. 3A). In either case, the nominal chipping 
frequency is fcxom=l/Atcxom=l ,023 Mfz, the sampling fre- 
lution of the table is m=12, Le., ?hth of a sample. This 
resolution translates into approximately ? A d d  of a code 3o 
(fc-fcxom)=l.5 Hz. This Doppler shift of the code chipping 
rate corresponds to a significant non-zero range rate between 
the receiver and the transmitter, 438 d s e c .  The correlations 
are accumulated over 10230 code chips, and the code is a 35 
time-multiplexed version of a pair of the new GPS civilian 
~2 CL and CM codes, The data word indexing ca~cu~ations 
for this example use a code chip start time resolution of 
~ t , / 1 0 ~ ,  i.e., mf=105. 
29 (FIG. 3A) and early-minus-late PRN code 35 (FIG. 3A) 
distortion is very small. The correlations produced using the 
new tables are virtually identical to those produced from the 
exact code. The low distortion of the new approach is best 
characterized by two parameters: the amount by which the 45 
correlation peak of the prompt PRN code sign 29A (FIG. 
3A) droops below one and the offset of the zero-crossing 
former metric characterizes the power loss of the new 
approach, and the latter metric characterizes the net timing 5o 
error. The droop of the prompt peak is only 0.3% of the 
nominal amplitude, which translates into a 0.03 dB loss. The 
timing distortion of the new code is less than 4 ~ 1 0 - ~  code 
quency is fs=l/At,=12,199 MHz, and the code timing reso- representing the early-minus-late pRN ‘Ode as an 
chip, The actual chipping rate differs from the nominal by computing a mixed early-minus-late integrand sign 
It is obvious from FIGS. 9A and 9B that prompt PRN code 40 
time of the early-minus-late PRN code 35 (FIG, 3A). The computing early-minus-late in-phase and quadrature 
chips. This distortion is very small; it translates into about the prompt and early-minus-late in-phase and 
0.1 m of GPS range measurement error. 55 
It may seem paradoxical that the code timing error is only 
4x10-4 code chips when the code timing granularity of the 
x(i) tables is ~ ~ ~ ( ~ ~ ~ ~ ) ~ 7 ~ 1 0 - 3  code chips, The resolution 
of this paradox lies in the averaging effect of the accumu- 
lations. The length of a code chip equals 143.099269 code 60 
offset time grid intervals for the example shown in FIGS. 9A 
and 9B. The non-integer nature of this number causes the 
code offset errors of the x(i) tables to get dithered as the 
accumulation works its way through successive data words. 
This dithering tends to average out the table granularity 65 
errors, and this averaging can reduce the net timing error by 
an order of magnitude or more, as shown in FIG. 9B. 
Of: 
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4. The method as in claim 3 further comprising the step of 
retrieving the carrier replica signal from a carrier replica 
table, the carrier replica table representing a coarse grid 
of frequencies. 
5. The method as in claim 1 further comprising the steps 5 
receiving at least one radio frequency (RE) signal from 
the at least one channel from the plurality of channels; 
digitizing the at least one RE signal; and 
mixing the at least one RE signal to form signal data using i o  
6. The method as in claim 5 wherein the at least one RE 
7. The method as in claim 5 further comprising the steps 
down-convening the at least one RE signal to an inter- 
digitizing the intermediate frequency. 
8. The method as in claim 5 further comprising the step of 
translating the at least one chip value and the time grid 
index during the at least one data interval into the 
PRN code using the bit-wise parallelism for the at 
least one data interval, said step of translating result- 
ing from the use of the tabulated function. 
16. The method as in claim 15 further comprising the step 
computing the time grid index as a function of a time 
17. The method as in claim 15 further comprising the step 
computing the time grid index iteratively as a function of 
a previously-computed time grid index, the at least one 
prompt PRN code, and the timing values associated 
18. A node in a computer network capable of carrying out 
19. A communications network comprising at least one 
O f  
of 
offset index and an auxiliary table index. 
bit-wise parallelism. O f  
signal is a multi-bit signal. 
O f  15 with the at least one prompt PRN code. 
mediate frequency; and the method according to claim 1. 
node for carrying out the method according to claim 1. 
receiving the at least one RE signal from a global posi- 20 
9, The method as in claim 1 wherein said step of corn- 
20. The method of claim 1 wherein said computing 
summed aCCLUnUlatiOnS for a plurality Of Signals from a 
tional source. prompt and early-minus-late in-phase and quadrature 
Plurality of Channels is Performed by a computer system 
receiving electromagnetic signals traveling over a computer 
10, ne method as in claim 1 wherein said step of 25 network carrying information capable of causing a computer 
system in the network to Perform said computing of Prompt 
and earl-minus-late in-phase and quadrature summed accu- 
mulations for a Plurality Of from a Plurality Of 
puting a fully mixed prompt integrand sign is performed 
using bit-wise parallelism. 
computing fully mixed early-minus-late integrand sign and 
is performed using bit-wise parallelism. 
11. The method as in claim 1 further comprising the step 
O f  channels. 
rotating the in-phase and quadrature summed accumula- 30 21. A computer medium having 
tions to correct for effects of frequency and phase 
granularity of the signal data. 
embodied therein for the practice of the method of claim 1. 
22. A method for generating over-sampled prompt and 
12, The method as in claim 1 further comprising the step early-minus-late pseudo-random number (pRN) ‘Odes in a 
bit-wise parallel format comprising the steps of 
O f  
35 formulating a tabulated function for use in translating 
code chip and timing information into over-sampled 
prompt and early-minus-late PRN code in the bit-wise 
parallel format; 
computing navigation data using the prompt in-phase and 
quadrature summed accumulations and the early-mi- 
nus-late in-phase and quadrature summed accumula- 
tions. 
13. The method as in claim 1 further comprising the step 
retrieving the carrier replica signal from a carrier replica 
table, the carrier replica table representing a coarse grid 
of frequencies. 
14. The method as in claim 1 wherein said step of 45 
generating at least one prompt PRN code in real-time; 
choosing at least one chip value from the at least one 
prompt PRN code, the at least one chip value corre- 
sponding to at least one data interval that contains at 
least one sample of a data word, the at least one chip 
value having a known timing relative to the at least one 
data interval; 
transforming the relative timing into a time grid index; 
and 
index during the at least one data interval into the 
over-sampled prompt and early-minus-late PRN codes 
in bit-wise parallel format for the at least one data 
interval, said step of translating resulting from the use 
of the tabulated function; and 
distinguishing a signal and computing its PRN code phase 
by correlating the signal with the over-sampled prompt 
and early-minus-late PRN codes in bit-wise parallel 
format. 
23. The method as in claim 22 further comprising the step 
computing the time grid index as a function of a time 
24. The method as in claim 22 further comprising the step 
computing the time grid index iteratively as a function of 
a previously-computed time grid index, the at least one 
prompt PRN code, and timing values associated with 
the at least one prompt PRN code. 
40 of 
computing a baseband mixed magnitude comprises the steps 
O f  
representing the at least One as a sign translating the at least one chip value and the time grid 
and a signal magnitude; and 
computing the basehand mixed magnitude as a function of 50 
the carrier replica magnitude and the signal magnitude. 
15. The method as in claim 1 further comprising the step 
generating the PRN code using the bit-wise parallelism 
according to the steps of 
formulating a tabulated function for use in translating 
code chip and timing values into PRN code using the 
bit-wise parallelism; 
generating at least one prompt PRN code in real-time; 
choosing at least one chip value from the at least one 60 
prompt PRN code, the at least one chip value cor- 
responding to at least one data interval that contains 
at least one sample of a data word, the at least one 
chip value having a known timing relative to the at 
least one data interval; 
transforming the known timing into a time grid index; 
and 
O f  
55 
of 
offset index and an auxiliary table index. 
of 
6 5  
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between the signal and the over-sampled prompt and 
early-minus-late PRN code. 
26. The method of claim 1 further comprising the step of 
tracking the phase of the PRN code to track the timing of 
its chips including the steps of 
latching PRN code phase, carrier phase, epoch 
counters, and carrier frequencies at a pre-specified 
time; 
computing a pseudo range using the PRN code phase 
and the epoch counters; 
tracking and updating the PRN code phase and the 
carrier phase by estimating code chipping rate and 
carrier Doppler shift inputs; and 
computing the PRN code phase at the pre-specified 
time as a function of the updated code chipping rate 
and the pre-specified time. 
25. A method for using over-sampled prompt and early- 
minus-late pseudo-random number (PRN) code replica data 
words that are stored in a bit-wise parallel representation in 
a pre-computed table consisting of the steps of 
selecting the over-sampled prompt and early-minus-late 5 
PRN code based on over-sampled prompt and early- 
minus-late PRN code start time as measured relative to 
an RF data sample time, said step of selecting substan- 
tially matching the midpoint of the over-sampled 
prompt and early-minus-late PRN code with a desired i o  
PRN code midpoint; and 
bit-shifting the over-sampled prompt and early-minus-late 
PRN code data words, said step of bit-shifting insuring 
that the over-sampled prompt and early-minus-late 
PRN code start time corresponds with a preselected 15 
sample interval; and 
distinguishing a signal associated with the RF data and 
computing its PRN code phase based on a correlation * * * * *  
